欢迎访问ic37.com |
会员登录 免费注册
发布采购

MS81V26000-12TB 参数 Datasheet PDF下载

MS81V26000-12TB图片预览
型号: MS81V26000-12TB
PDF下载: 下载PDF文件 查看货源
内容描述: 1,114,112字×24位字段存储 [1,114,112-Word X 24-Bit Field Memory]
分类和应用: 存储
文件页数/大小: 20 页 / 151 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号MS81V26000-12TB的Datasheet PDF文件第2页浏览型号MS81V26000-12TB的Datasheet PDF文件第3页浏览型号MS81V26000-12TB的Datasheet PDF文件第4页浏览型号MS81V26000-12TB的Datasheet PDF文件第5页浏览型号MS81V26000-12TB的Datasheet PDF文件第6页浏览型号MS81V26000-12TB的Datasheet PDF文件第7页浏览型号MS81V26000-12TB的Datasheet PDF文件第8页浏览型号MS81V26000-12TB的Datasheet PDF文件第9页  
OKI Semiconductor
MS81V26000
1,114,112-Word
×
24-Bit Field Memory
FEDSMS81V26000-02
Issue Date: Dec 15, 2004
GENERAL DESCRIPTION
The OKI MS81V26000 is a high performance 26-Mbit, 1,100K
×
24-bit, Field Memory. It is especially designed
for high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and
Multi-media systems. MS81V26000 is a FRAM for wide or low end use in general commodity TVs and VTRs
exclusively. MS81V26000 is not designed for the other use or high end use in medical systems, professional
graphics systems which require long term picture storage, data storage systems and others. More than two
MS81V26000s can be cascaded directly without any delay devices among the MS81V26000s. (Cascading of
MS81V26000 provides larger storage depth or a longer delay).
Each of the 24-bit planes has separate serial write and read ports. These employ independent control clocks to
support asynchronous read and write operations. Different clock rates are also supported that allow alternate data
rates between write and read data streams.
The MS81V26000 provides high speed FIFO, First-In First-Out, operation without external refreshing:
MS81V26000 refreshes its DRAM storage cells automatically, so that it appears fully static to the users.
Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access
operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the
power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration
logic.
The MS81V26000’s function is simple, and similar to a digital delay device whose delay-bit-length is easily set by
reset timing. The delay length, number of read delay clocks between write and read, is determined by externally
controlled write and read reset timings.
Additionally, the MS81V26000 has write mask function or input enable function (IE), and read-data skipping
function or output enable function (OE) . The differences between write enable (WE) and input enable (IE), and
between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address
increments, but IE and OE cannot stop the increment, when write/read clocking is continuously applied to
MS81V26000. The input enable (IE) function allows the user to write into selected locations of the memory only,
leaving the rest of the memory contents unchanged. This facilitates data processing to display a “picture in picture”
on a TV screen.
1/20