欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSM518222-25JS 参数 Datasheet PDF下载

MSM518222-25JS图片预览
型号: MSM518222-25JS
PDF下载: 下载PDF文件 查看货源
内容描述: 262214字×8位字段存储 [262,214-Word x 8-Bit Field Memory]
分类和应用: 存储内存集成电路光电二极管
文件页数/大小: 16 页 / 182 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号MSM518222-25JS的Datasheet PDF文件第2页浏览型号MSM518222-25JS的Datasheet PDF文件第3页浏览型号MSM518222-25JS的Datasheet PDF文件第4页浏览型号MSM518222-25JS的Datasheet PDF文件第5页浏览型号MSM518222-25JS的Datasheet PDF文件第6页浏览型号MSM518222-25JS的Datasheet PDF文件第7页浏览型号MSM518222-25JS的Datasheet PDF文件第8页浏览型号MSM518222-25JS的Datasheet PDF文件第9页  
E2L0033-17-Y1
¡ Semiconductor
MSM518222
¡ Semiconductor
262,214-Word
¥
8-Bit Field Memory
This version: Jan. 1998
MSM518222
Previous version: Dec. 1996
DESCRIPTION
The OKI MSM518222 is a high performance 2-Mbit, 256K
¥
8-bit, Field Memory. It is designed for
high-speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies
and Multi-media systems. The 2-Mbit capacity fits one field of a conventional NTSC TV screen. Two
cascaded MSM518222s make one frame of the screen: two or more MSM518222s can be cascaded
directly without any delay devices between them. (Cascading provides larger storage depth or a
longer delay).
Each of the 8-bit planes has separate serial write and read ports. These employ independent control
clocks to support asynchronous read and write operations. Different clock rates are also supported,
which allow alternate data rates between write and read data streams.
The MSM518222 provides high speed FIFO, First-In First-Out, operation without external refreshing:
it refreshes its DRAM storage cells automatically, so that it appears fully static to the users.
Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial
access operation, so that serial read and/or write control clock can be halted high or low for any
duration as long as the power is on. Internal conflicts of memory access and refreshing operations
are prevented by special arbitration logic.
The MSM518222's function is simple and similar to a digital delay device whose delay-bit-length is
easily set by reset timing. The delay length, and the number of read delay clocks between write and
read, is determined by externally controlled write and read reset timings.
Additional SRAM serial registers, or line buffers for the initial access of 256
¥
8-bit enable high speed
first-bit-access with no clock delay just after the write or read reset timings.
The MSM518222 is similar in operation and functionality to OKI 1-Mbit Field Memory MSM514221B,
with the addition of cascade capability. (As for MSM514221B operation compatible 2-Mbit Field
Memory, OKI has the MSM518221 which is a sister device of MSM518222).
Additionally, the MSM518222 has a write mask function or input enable function (IE), and read-data
skipping function or output enable function (OE). The differences between write enable (WE) and
input enable (IE), and between read enable (RE) and output enable (OE) are that WE and RE can stop
serial write/read address increments, but IE and OE cannot stop the increment, when write/read
clocking is continuously applied to MSM518222. The input enable (IE) function allows the user to
write into selected locations of the memory only, leaving the rest of the memory contents unchanged.
This facilitates data processing to display a "picture in picture" on a TV screen.
1/16