欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSM518121A-10JS 参数 Datasheet PDF下载

MSM518121A-10JS图片预览
型号: MSM518121A-10JS
PDF下载: 下载PDF文件 查看货源
内容描述: 131,072字×8位的多端口DRAM [131,072-Word X 8-Bit Multiport DRAM]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 33 页 / 354 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号MSM518121A-10JS的Datasheet PDF文件第3页浏览型号MSM518121A-10JS的Datasheet PDF文件第4页浏览型号MSM518121A-10JS的Datasheet PDF文件第5页浏览型号MSM518121A-10JS的Datasheet PDF文件第6页浏览型号MSM518121A-10JS的Datasheet PDF文件第8页浏览型号MSM518121A-10JS的Datasheet PDF文件第9页浏览型号MSM518121A-10JS的Datasheet PDF文件第10页浏览型号MSM518121A-10JS的Datasheet PDF文件第11页  
¡ Semiconductor  
MSM518121A  
AC Characteristics (2/3)  
(VCC = 5 V 10ꢀ, Ta = 0°C to 70°C) Note 4, 5, 6  
-70  
-80  
-10  
Parameter  
Symbol  
Unit Note  
Min. Max. Min. Max. Min. Max.  
Data Set-up Time  
tDS  
tDH  
0
15  
55  
0
20  
10  
8
0
15  
55  
0
20  
10  
8
0
15  
70  
0
25  
20  
8
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ms  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
11  
11  
Data Hold Time  
Data Hold Time referenced to RAS  
Write Command Set-up Time  
RAS to WE Delay Time  
tDHR  
tWCS  
tRWD  
tAWD  
tCWD  
tDZC  
tDZO  
tOEA  
tOEZ  
tOED  
tOEH  
tROH  
tCSR  
tCHR  
tRPC  
tREF  
tWSR  
tRWH  
tMS  
12  
12  
12  
12  
100  
65  
45  
0
100  
65  
45  
0
130  
80  
55  
0
Column Address to WE Delay Time  
CAS to WE Delay Time  
Data to CAS Delay Time  
Data to OE Delay Time  
0
0
0
Access Time from OE  
0
0
0
7
9
Output Buffer Turn-off Delay from OE  
OE to Data Delay Time  
10  
10  
15  
10  
10  
0
10  
10  
15  
10  
10  
0
20  
20  
15  
10  
10  
0
OE Command Hold Time  
RAS Hold Time referenced to OE  
CAS Set-up Time for CAS before RAS Cycle  
CAS Hold Time for CAS before RAS Cycle  
RAS Precharge to CAS Active Time  
Refresh Period  
0
0
0
WB Set-up Time  
WB Hold Time  
15  
0
15  
0
15  
0
Write Per Bit Mask Data Set-up Time  
Write Per Bit Mask Data Hold Time  
DT High Set-up Time  
tMH  
15  
0
15  
0
15  
0
tTHS  
tTHH  
tTLS  
tTLH  
DT High Hold Time  
15  
0
15  
0
15  
0
DT Low Set-up Time  
DT Low Hold Time  
15 10k 15 10k 15 10k ns  
DT Low Hold Time referenced to RAS  
(Real Time Read Transfer)  
tRTH  
tATH  
tCTH  
60 10k 65 10k 80 10k ns  
DT Low Hold Time referenced to Column Address  
(Real Time Read Transfer)  
25  
20  
30  
25  
30  
25  
ns  
ns  
DT Low Hold Time referenced to CAS  
(Real Time Read Transfer)  
SE Set-up Time referenced to RAS  
SE Hold Time referenced to RAS  
DT to RAS Precharge Time  
tESR  
tREH  
tTRP  
tTP  
0
0
0
15  
70  
30  
100  
50  
25  
5
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
15  
60  
20  
70  
45  
20  
5
15  
60  
20  
80  
45  
25  
5
DT Precharge Time  
RAS to First SC Delay Time (Read Transfer)  
Column Address to First SC Delay Time (Read Transfer)  
CAS to First SC Delay Time (Read Transfer)  
Last SC to DT Lead Time (Real Time Read Transfer)  
tRSD  
tASD  
tCSD  
tTSL  
7/33