¡ Semiconductor
DG
MSM7702-01/02/03
Ground for the digital signal circuits.
This ground is separate from the analog signal ground. The DG pin must be connected to the AG
pin on the printed circuit board to make a common analog ground.
PDN
Power down control signal.
A logic "0" level drives both transmit and receive circuits to a power down state.
PCMOUT
PCM signal output.
The PCM output signal is output from MSD in a sequential order, synchronizing with the rising
edge of the BCLK signal.
MSD may be output at the rising edge of the XSYNC signal, based on the timing between BCLK
and XSYNC.
This pin is in a high impedance state except during 8-bit PCM output. It is also in a high
impedance state during power saving or power down.
A pull-up resistor must be connected to this pin because its output is configured as an open drain.
This device is compatible with the ITU-T recommendation on coding law and output coding
format.
The MSM7702-03 (A-law) outputs the character signal, inverting the even bits.
PCMIN/PCMOUT
MSM7702-02 (m-law)
MSD
+Full scale
+0
–0
–Full scale
1 0 0 0
1 1 1 1
0 1 1 1
0 0 0 0
0 0 0 0
1 1 1 1
1 1 1 1
0 0 0 0
MSM7702-03 (A-law)
MSD
1 0 1 0
1 1 0 1
0 1 0 1
0 0 1 0
1 0 1 0
0 1 0 1
0 1 0 1
1 0 1 0
Input/Output Level
6/17
OKI [ OKI ELECTRONIC COMPONETS ]
