欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSM80C88A-10GS 参数 Datasheet PDF下载

MSM80C88A-10GS图片预览
型号: MSM80C88A-10GS
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS微处理器 [8-Bit CMOS MICROPROCESSOR]
分类和应用: 微控制器和处理器外围集成电路微处理器装置时钟
文件页数/大小: 37 页 / 267 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号MSM80C88A-10GS的Datasheet PDF文件第3页浏览型号MSM80C88A-10GS的Datasheet PDF文件第4页浏览型号MSM80C88A-10GS的Datasheet PDF文件第5页浏览型号MSM80C88A-10GS的Datasheet PDF文件第6页浏览型号MSM80C88A-10GS的Datasheet PDF文件第8页浏览型号MSM80C88A-10GS的Datasheet PDF文件第9页浏览型号MSM80C88A-10GS的Datasheet PDF文件第10页浏览型号MSM80C88A-10GS的Datasheet PDF文件第11页  
¡ Semiconductor
Timing Responses
MSM80C88A-10RS/GS/JS
Parameter
5 MHz Spec.
8 MHz Spec.
10 MHz Spec.
V = 4.5 V to 5.5 V V
CC
= 4.75 V to 5.25 V V
CC
= 4.75 V to 5.25 V
Unit
Symbol
CC
Ta = –40 to +85°C Ta = 0 to +70°C
Ta = 0 to +70°C
Address Valid Delay
Address Hold Time
Address Float Delay
ALE Width
ALE Active Delay
ALE Inactive Delay
Address Hold Time to ALE Inactive
Data Valid Delay
Data Hold Time
Data Hold Time after
WR
Control Active Delay 1
Control Active Delay 2
Control Inactive Delay
Address Float to
RD
Active
RD
Active Delay
RD
Inactive Delay
RD
Inactive to Next Address Active
HLDA Valid Delay
RD
Width
WR
Width
Address Valid to ALE Low
Ouput Rise Time (From 0.8 V to 2.0 V)
Output Fall Time (From 2.0 V to 0.8 V)
t
CLAV
t
CLAX
t
CLAZ
t
LHLL
t
CLLH
t
CHLL
t
LLAX
t
CLDV
t
CHDX
t
WHDX
t
CVCTV
t
CHCTV
t
CVCTX
t
AZRL
t
CLRL
t
CLRH
t
RHAV
t
CLHAV
t
RLRH
t
WLWH
t
AVAL
t
OLOH
t
OHOL
Min.
10
10
t
CLAX
t
CLCH
-20
t
CLCH
-10
10
10
t
CLCH
-30
10
10
10
0
10
10
t
CLCH
-45
10
2t
CLCL
-75
2t
CLCL
-60
t
CLCH
-60
Max.
110
80
80
85
110
110
110
110
165
150
160
15
15
Min.
10
10
t
CLAX
t
CLCH
-10
t
CLCH
-10
t
CLCH
-30
10
10
10
0
10
10
t
CLCH
-40
10
2t
CLCL
-50
2t
CLCL
-40
t
CLCH
-40
Max.
60
50
50
55
60
70
60
70
100
80
100
15
15
Min.
10
10
t
CLAX
t
CLCH
-10
t
CLCH
-10
10
10
t
CLCH
-25
10
10
10
0
10
10
t
CLCL
-35
10
2t
CLCL
-40
2t
CLCL
-35
t
CLCH
-35
Max.
60
50
40
45
60
55
50
55
70
60
60
15
15
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes: 1. Signals at MSM82C84A-2 shown for reference only.
2. Setup requirement for asynchronous signal only to guarantee recognition at next
CLK.
3. Applies only to T
2
state. (8 ns into T
3
)
7/37