74HC86
PIN ASSIGNMENT
LOGIC DIAGRAM
1
3
2
A1
B1
1
2
14
13 B4
12
V
A1
B1
CC
Y1
Y2
Y3
Y4
Y1
A2
3
4
A4
4
6
5
A2
B2
11 Y4
10 B3
B2
Y2
5
6
7
9
9
8
A3
Y3
A3
B3
8
10
GND
12
A4
B4
11
13
FUNCTION TABLE
Y = A ⊕ B
= AB + AB
PIN 14 = V
CC
Inputs
Output
PIN 7 = GND
A
B
Y
L
L
H
H
L
H
L
L
H
H
L
H
ORDERING INFORMATION
Device
†
Package
Shipping
74HC86DR2G
SOIC−14
(Pb−Free)
2500 / Tape & Reel
74HC86DTR2G
TSSOP−14*
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
2