欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC10124L 参数 Datasheet PDF下载

MC10124L图片预览
型号: MC10124L
PDF下载: 下载PDF文件 查看货源
内容描述: 四TTL至MECL翻译 [Quad TTL to MECL Translator]
分类和应用: 转换器电平转换器驱动程序和接口接口集成电路
文件页数/大小: 8 页 / 121 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号MC10124L的Datasheet PDF文件第1页浏览型号MC10124L的Datasheet PDF文件第2页浏览型号MC10124L的Datasheet PDF文件第3页浏览型号MC10124L的Datasheet PDF文件第5页浏览型号MC10124L的Datasheet PDF文件第6页浏览型号MC10124L的Datasheet PDF文件第7页浏览型号MC10124L的Datasheet PDF文件第8页  
MC10124
ELECTRICAL CHARACTERISTICS
(continued)
TEST VOLTAGE VALUES
(Volts)
@ Test Temperature
–30°C
+25°C
+85°C
Pin
Under
Test
8
9
9
6
7
6
7
6
7
6
7
1
3
1
3
1
3
1
3
6
7
V
R
+2.40
+2.40
+2.40
V
CC
+5.00
+5.00
+5.00
V
EE
–5.2
–5.2
–5.2
I
I
–10
–10
–10
(mA)
I
in
+1.0
+1.0
+1.0
TEST VOLTAGE APPLIED TO PINS LISTED BELOW
V
R
V
CC
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
9
+7.0 V
V
EE
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
8
–3.2 V
8
8
8
8
8
8
8
8
6
7
6
7
I
I
I
in
Gnd
16
16
5,6,7,10,11,16
Characteristic
Negative Power Supply Drain
Current
Positive Power Su y Drain
os e o e Supply a
Current
Reverse Current
Forward Current
Input Breakdown Voltage
Clamp Input Voltage
High Output Voltage
Low Output Voltage
High Threshold Voltage
Low Threshold Voltage
Switching Times
(50Ω Load)
Symbol
I
E
I
CCH
I
CCL
I
R
I
F
BV
in
V
I
V
OH
V
OL
V
OHA
V
OLA
16
16
16
16
5,7,10,11,16
6,16
16
16
16
16
16
16
16
16
16
16
+2.0 V
16
16
16
16
16
16
16
16
Propagation Delay
(+3.5Vdc to 50%)
1
t
6+1+
t
6–1–
t
7+1+
t
7–1–
t
7+3–
t
7–3+
t
1+
t
1–
1
1
1
1
3
3
1
1
9
9
9
9
9
9
9
9
Rise Time
Fall Time
(20 to 80%)
(20 to 80%)
1. See switching time test circuit. Propagation delay for this circuit is specified from +1.5Vdc in to the 50% point on the output waveform. The
+3.5Vdc is shown here because all logic and supply levels are shifted 2 volts positive.
Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been
established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
Outputs are terminated through a 50–ohm resistor to –2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the
same manner.
http://onsemi.com
4