欢迎访问ic37.com |
会员登录 免费注册
发布采购

NE5517D 参数 Datasheet PDF下载

NE5517D图片预览
型号: NE5517D
PDF下载: 下载PDF文件 查看货源
内容描述: 双路运算跨导放大器 [Dual Operational Transconductance Amplifier]
分类和应用: 运算放大器放大器电路光电二极管
文件页数/大小: 14 页 / 187 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号NE5517D的Datasheet PDF文件第2页浏览型号NE5517D的Datasheet PDF文件第3页浏览型号NE5517D的Datasheet PDF文件第4页浏览型号NE5517D的Datasheet PDF文件第5页浏览型号NE5517D的Datasheet PDF文件第6页浏览型号NE5517D的Datasheet PDF文件第7页浏览型号NE5517D的Datasheet PDF文件第8页浏览型号NE5517D的Datasheet PDF文件第9页  
NE5517, NE5517A, AU5517
Dual Operational
Transconductance Amplifier
The AU5517 and NE5517 contain two current-controlled
transconductance amplifiers, each with a differential input and
push-pull output. The AU5517/NE5517 offers significant design and
performance advantages over similar devices for all types of
programmable gain applications. Circuit performance is enhanced
through the use of linearizing diodes at the inputs which enable a
10 dB signal-to-noise improvement referenced to 0.5% THD. The
AU5517/NE5517 is suited for a wide variety of industrial and
consumer applications.
Constant impedance of the buffers on the chip allow general use of
the AU5517/NE5517. These buffers are made of Darlington
transistors and a biasing network that virtually eliminate the change of
offset voltage due to a burst in the bias current I
ABC
, hence eliminating
the audible noise that could otherwise be heard in high quality audio
applications.
Features
http://onsemi.com
MARKING
DIAGRAMS
1
SOIC−16
D SUFFIX
CASE 751B
1
xx5517DG
AWLYWW
Constant Impedance Buffers
DV
BE
of Buffer is Constant with Amplifier I
BIAS
Change
Excellent Matching Between Amplifiers
Linearizing Diodes
High Output Signal-to-Noise Ratio
Pb−Free Packages are Available*
1
PDIP−16
N SUFFIX
CASE 648
1
NE5517yy
AWLYYWWG
Applications
Multiplexers
Timers
Electronic Music Synthesizers
Dolby® HX Systems
Current-Controlled Amplifiers, Filters
Current-Controlled Oscillators, Impedances
xx
yy
A
WL
YY, Y
WW
G
= AU or NE
= AN or N
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
PIN CONNECTIONS
N, D Packages
I
ABCa
1
D
a
2
+IN
a
3
−IN
a
4
VO
a
5
V− 6
IN
BUFFERa
7
VO
BUFFERa
8
16
15
14
13
12
11
10
9
I
ABCb
D
b
+IN
b
−IN
b
VO
b
V+
IN
BUFFERb
VO
BUFFERb
(Top View)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 13 of this data sheet.
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
©
Semiconductor Components Industries, LLC, 2006
1
April, 2006 − Rev. 3
Publication Order Number:
NE5517/D