欢迎访问ic37.com |
会员登录 免费注册
发布采购

OX9160-TQC33-A 参数 Datasheet PDF下载

OX9160-TQC33-A图片预览
型号: OX9160-TQC33-A
PDF下载: 下载PDF文件 查看货源
内容描述: PCI外设桥EPP并口与8/32位本地总线 [PCI Peripheral Bridge with EPP Parallel Port & 8/32 bit local bus]
分类和应用: PC
文件页数/大小: 38 页 / 232 K
品牌: OXFORD [ OXFORD SEMICONDUCTOR ]
 浏览型号OX9160-TQC33-A的Datasheet PDF文件第2页浏览型号OX9160-TQC33-A的Datasheet PDF文件第3页浏览型号OX9160-TQC33-A的Datasheet PDF文件第4页浏览型号OX9160-TQC33-A的Datasheet PDF文件第5页浏览型号OX9160-TQC33-A的Datasheet PDF文件第6页浏览型号OX9160-TQC33-A的Datasheet PDF文件第7页浏览型号OX9160-TQC33-A的Datasheet PDF文件第8页浏览型号OX9160-TQC33-A的Datasheet PDF文件第9页  
OX9160
PCI Peripheral Bridge with
EPP Parallel Port & 8/32 bit local bus
F
EATURES
33MHz, 32-bit target PCI controller.
Fully PCI 2.2 and PCI Power Management 1.0
compliant.
8- or 32-bit pass- through Local bus.
IEEE1284 parallel port.
Parallel port supports EPP mode for maximum data
transfer rate to printers, removable drives etc.
Most operations complete within one PCI frame (no
retries).
Supports shared interrupts
12 multi-purpose I/O pins which can be configured as
interrupt input pins.
EEPROM interface for optional reconfiguration.
Local bus operation via I/O or memory mapping.
Local bus supports Intel or Motorola mode signalling.
Existing driver support for common I/O solutions.
On-chip oscillator.
5.0V operation.
Low power CMOS.
160 TQFP package.
D
ESCRIPTION
The OX9160 is a low-cost, general purpose PCI bridge
solution designed to ease the migration to PCI of parallel
port cards and instrumentation devices. It is configurable to
provide either a Local bus interface or a bi-directional
parallel port.
Using the local bus function, legacy devices can be easily
accessed throught the target PCI interface, which is
compliant with version 2.2 of the PCI Bus Specification and
version 1.0 of PCI Power Management Specification. All
reads and writes are completed with a minimum of PCI wait
states, which ensures lower PCI bus occupancy than most
similar PCI bridge solutions.
The local bus can be configured to operate with either 8- or
32-bit data, using either Intel x86 style or Motorola style
signalling.
Alternatively the local bus can be disabled in favour of an
integrated IEEE 1284 EPP parallel port. The parallel port is
an IEEE 1284-compliant host interface, which supports
SPP, PS2 (bidirectional) and EPP modes.
The local Bus function is extremely flexible, allowing the
designer to customize the addressable space, divide it into
chip-select regions, access devices via I/O or memory
space mapping, and adjust the timings of all operations.
The default register values have been selected to support
many standard peripheral chips such as I/O controllers and
other ISA- type devices, however all such parameters can
be overwritten using an optional Microwire
TM
serial
EEPROM.
Oxford Semiconductor Ltd.
25 Milton Park, Abingdon, Oxon, OX14 4SH, UK
Tel: +44 (0)1235 824900
Fax: +44(0)1235 821141
©
Oxford Semiconductor 1999
OX9160 Data Sheet Revision 1.2 – June 2001
Part No. OX9160-TQC33- A