欢迎访问ic37.com |
会员登录 免费注册
发布采购

PAM2306LX1YPCG 参数 Datasheet PDF下载

PAM2306LX1YPCG图片预览
型号: PAM2306LX1YPCG
PDF下载: 下载PDF文件 查看货源
内容描述: 双路高效率PWM降压型DC- DC Coverter [Dual High-Efficiency PWM Step-Down DC-DC Coverter]
分类和应用:
文件页数/大小: 15 页 / 402 K
品牌: PAM [ POWER ANALOG MICOELECTRONICS ]
 浏览型号PAM2306LX1YPCG的Datasheet PDF文件第7页浏览型号PAM2306LX1YPCG的Datasheet PDF文件第8页浏览型号PAM2306LX1YPCG的Datasheet PDF文件第9页浏览型号PAM2306LX1YPCG的Datasheet PDF文件第10页浏览型号PAM2306LX1YPCG的Datasheet PDF文件第11页浏览型号PAM2306LX1YPCG的Datasheet PDF文件第13页浏览型号PAM2306LX1YPCG的Datasheet PDF文件第14页浏览型号PAM2306LX1YPCG的Datasheet PDF文件第15页  
Dual High-Efficiency PWM Step-Down DC-DC Coverter
100% Duty Cycle Operation
As the input voltage approaches the output
voltage, the converter turns the P-chan nel
transistor continuously on. In this mode the
output voltage is equal to the input voltage minus
the voltage drop across the P - channel
transistor:
V
OUT
= V
IN
– I
LOAD
(R
dson
+ R
L
)
where R
dson
= P-channel switch ON resistance,
I
L O A D
= Output current, R
L
= Inductor DC
resistance
UVLO and Soft-Start
The reference and the circuit remain reset until
the VIN crosses its UVLO threshold.
The PAM2306 has an internal soft-start circuit
that limits the in-rush current during start-up.
This prevents possible voltage drops of the input
voltage and eliminates the output voltage
overshoot. The soft-start acts as a digital circuit
to increase the switch current in several steps to
the P-channel current limit (1500mA).
Short Circuit Protection
The switch peak current is limited cycle-by-cycle
to a typical value of 1500mA. In the event of an
output voltage short circuit, the device operates
with a frequency of 400kHz and minimum duty
cycle, therefore the average input current is
typically 200mA.
Thermal Shutdown
When the die temperature exceeds 150°C, a
reset occurs and the reset remains until the
temperature decrease to 120°C, at which time
the circuit can be restarted.
PAM2306
For the condition where the step-down converter
is in dropout at 100% duty cycle, the total device
dis sipation reduces to:
P
D
=I
O 2
R
DSONH
+I
Q
V
IN
Since R
DS(ON)
, quiescent current, and switching
losses all vary with input voltage, the total losses
should be investigated over the complete input
voltage range. The maximum power dissipation
depends on the thermal resistance of IC
package, PCB layout, the rate of surrounding
airflow and temperature difference between
junction and ambient. The maximum power
dissipation can be calculated by the following
formula:
P
D
=
T
J(MAX)
-T
A
θ
JA
Where TJ(max) is the maximum allowable
junction temperature 125°C.T
A
is the ambient
temperature and θ
JA
is the thermal resistance
from the junction to the ambient. Based on the
standard JEDEC for a two layers thermal test
board, the thermal resistance θ
JA
of DFN3X3 is
60°C/W. The maximum power dissipation at T
A
=
25°C can be calculated by following formula:
P
D
=(125°C-25°C)/60°C/W=1.66W
Setting the Output Voltage
The internal reference is 0.6V (Typical). The
output voltage is calculated as below:
æ
R1
ö
V
O
=0.6×1+
ç
R2
÷
è
ø
The output voltage is given by Table 1.
Table 1:
Resistor selection for output voltage
setting
Vo
1.2V
1.5V
1.8V
2.5V
3.3V
R1
100k
150k
200k
380k
540k
R2
100k
100k
100k
120k
120k
Power Analog Microelectronics
,
Inc
www.poweranalog.com
07/2008 Rev 1.0
12