欢迎访问ic37.com |
会员登录 免费注册
发布采购

3335-23 参数 Datasheet PDF下载

3335-23图片预览
型号: 3335-23
PDF下载: 下载PDF文件 查看货源
内容描述: 3000兆赫UltraCMOS⑩整数N分频PLL的低相位噪声应用 [3000 MHz UltraCMOS⑩ Integer-N PLL for Low Phase Noise Applications]
分类和应用:
文件页数/大小: 15 页 / 235 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号3335-23的Datasheet PDF文件第2页浏览型号3335-23的Datasheet PDF文件第3页浏览型号3335-23的Datasheet PDF文件第4页浏览型号3335-23的Datasheet PDF文件第5页浏览型号3335-23的Datasheet PDF文件第6页浏览型号3335-23的Datasheet PDF文件第7页浏览型号3335-23的Datasheet PDF文件第8页浏览型号3335-23的Datasheet PDF文件第9页  
Product Specification
PE3335
Product Description
Peregrine’s PE3335 is a high performance integer-N PLL
capable of frequency synthesis up to 3000 MHz. The
superior phase noise performance of the PE3335 makes it
ideal for applications such as LMDS / MMDS / WLL
basestations and demanding terrestrial systems.
The PE3335 features a 10/11 dual modulus prescaler,
counters, phase comparator and a charge pump as shown
in Figure 1. Counter values are programmable through
either a serial or parallel interface and can also be directly
hard wired.
The PE3335 Phase Locked-Loop is optimized for terrestrial
applications. It is manufactured on Peregrine’s
UltraCMOS™ process, a patented variation of silicon-on-
insulator (SOI) technology on a sapphire substrate, offering
the performance of GaAs with the economy and integration
of conventional CMOS.
3000 MHz UltraCMOS™ Integer-N PLL
for Low Phase Noise Applications
Features
3000 MHz operation
÷10/11 dual modulus prescaler
Internal phase detector with
charge pump
Serial, parallel or hardwired
programmable
Ultra-low phase noise
Available in 44-lead PLCC and
7x7 mm 48-lead QFN packages
Figure 1. Block Diagram
F
in
F
in
Prescaler
10/11
Main
Counter
13
f
p
D(7:0)
8
Sdata
Pre_en
M(6:0)
A(3:0)
R(3:0)
f
r
Primary
20-bit
20
Latch
Secon-
dary
20-bit
Latch
20
20
20
16
Phase
Detector
PD_U
PD_D
Charge
Pump
CP
6
6
f
c
R Counter
Document No. 70-0049-02
www.psemi.com
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 15