PE4220
Product Specification
Figure 3. Pin Configuration (Top View)
V
DD
CTRL
1
2
8
7
RF1
Table 4. Absolute Maximum Ratings
Symbol
V
DD
Parameter/Conditions
Power supply voltage
Voltage on any input
Storage temperature range
Operating temperature
range
Input power (50Ω)
ESD voltage (Human Body
Model)
Min
-0.3
-0.3
-65
-40
Max
4.0
V
DD
+ 0.3
150
85
25
250
Units
V
V
°C
°C
dBm
V
GND
GND
V
I
T
ST
T
OP
4220
GND
RFC
3
4
6
5
RF2
P
IN
V
ESD
Table 2. Pin Descriptions
Pin
No.
1
Pin
Name
V
DD
Description
Nominal 3 V supply connection. A
bypass capacitor (100 pF) to the ground
plane should be placed as close as
possible to the pin
CMOS or TTL logic level:
High = RFC to RF1 signal path
Low = RFC to RF2 signal path
2
CTRL
Absolute Maximum Ratings are those values
listed in the above table. Exceeding these values
may cause permanent device damage.
Functional operation should be restricted to the
limits in the DC Electrical Specifications table.
Exposure to absolute maximum ratings for
extended periods may affect device reliability.
Electrostatic Discharge (ESD) Precautions
When handling this UltraCMOS™ device, observe
the same precautions that you would use with
other ESD-sensitive devices. Although this device
contains circuitry to protect it from damage due to
ESD, precautions should be taken to avoid
exceeding the specified rating in Table 4.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS™
devices are immune to latch-up.
Table 5. Control Logic Truth Table
Control Voltage
CTRL = CMOS or TTL High
CTRL = CMOS or TTL Low
3
GND
Ground connection. Traces should be
physically short and connected to ground
plane for best performance.
Common RF port for switch (Note 1)
RF2 port (Note 1)
Ground connection. Traces should be
physically short and connected to ground
plane for best performance.
Ground connection. Traces should be
physically short and connected to ground
plane for best performance.
RF1 port (Note 1)
4
5
6
RFC
RF2
GND
7
GND
8
RF1
Note 1: All RF pins must be DC blocked with an external
series capacitor or held at 0 V
DC
.
Signal Path
RFC to RF1
RFC to RF2
Table 3. DC Electrical Specifications
Parameter
V
DD
Power Supply Voltage
I
DD
Power Supply Current
(V
DD
= 3V, V
CNTL
= 3)
Control Voltage High
Control Voltage Low
0.7x V
DD
0.3x V
DD
Min
2.7
Typ
3.0
30
Max
3.3
40
Units
V
µA
V
V
Control Logic
The control logic input pin (CTRL) is typically
driven by a 3-volt CMOS logic level signal, and
has a threshold of 50% of V
DD
. For flexibility to
support systems that have 5-volt control logic
drivers, the control logic input has been designed
to handle a 5-volt logic HIGH signal. (A minimal
current will be sourced out of the V
DD
pin when the
control logic input voltage level exceeds V
DD
.)
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 2 of 7
Document No. 70-0028-09
│
UltraCMOS™ RFIC Solutions
PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
