欢迎访问ic37.com |
会员登录 免费注册
发布采购

4305-51 参数 Datasheet PDF下载

4305-51图片预览
型号: 4305-51
PDF下载: 下载PDF文件 查看货源
内容描述: 50 Ω RF数字衰减器5位为15.5分贝, DC - 4.0 GHz的 [50 Ω RF Digital Attenuator 5-bit, 15.5 dB, DC - 4.0 GHz]
分类和应用: 衰减器
文件页数/大小: 11 页 / 457 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号4305-51的Datasheet PDF文件第2页浏览型号4305-51的Datasheet PDF文件第3页浏览型号4305-51的Datasheet PDF文件第4页浏览型号4305-51的Datasheet PDF文件第5页浏览型号4305-51的Datasheet PDF文件第6页浏览型号4305-51的Datasheet PDF文件第7页浏览型号4305-51的Datasheet PDF文件第8页浏览型号4305-51的Datasheet PDF文件第9页  
Product Specification
PE4305
Product Description
The PE4305 is a high linearity, 5-bit RF Digital Step Attenuator
(DSA) covering a 15.5 dB attenuation range in 0.5 dB steps,
and is pin compatible with the PE430x series. This 50-ohm RF
DSA provides both parallel (latched or direct mode) and serial
CMOS control interface, operates on a single 3-volt supply and
maintains high attenuation accuracy over frequency and
temperature. It also has a unique control interface that allows
the user to select an initial attenuation state at power-up. The
PE4305 exhibits very low insertion loss and low power
consumption. This functionality is delivered in a 4x4 mm QFN
footprint.
The PE4305 is manufactured in Peregrine’s patented Ultra
Thin Silicon (UTSi®) CMOS process, offering the performance
of GaAs with the economy and integration
of conventional
CMOS.
Figure 1. Functional Schematic Diagram
Switched Attenuator Array
RF Input
RF Output
50
RF Digital Attenuator
5-bit, 15.5 dB, DC – 4.0 GHz
Features
Attenuation: 0.5 dB steps to 15.5 dB
Flexible parallel and serial programming
interfaces
Latched or direct mode
Unique power-up state selection
Positive CMOS control logic
High attenuation accuracy and linearity
over temperature and frequency
Very low power consumption
Single-supply operation
50
impedance
Pin compatible with PE430x series
Packaged in a 20 Lead 4x4 mm QFN
Figure 2. Package Type
4x4mm -20 Lead QFN
Parallel Control
Serial Control
Power-Up Control
6
3
Control Logic Interface
2
Table 1. Electrical Specifications @ +25°C, V
DD
= 3.0 V
Parameter
Operation Frequency
Insertion Loss
2
Attenuation Accuracy
1 dB Compression
Input IP3
1, 2
Return Loss
Switching Speed
50% control to 0.5 dB
of final value
3
Test Conditions
Frequency
Minimum
DC
Typical
Maximum
4000
Units
MHz
dB
dB
dBm
dBm
dB
µs
DC - 2.2 GHz
Any Bit or Bit
Combination
DC - 2.2 GHz
1 MHz - 2.2 GHz
Two-tone inputs
+18 dBm
1 MHz - 2.2 GHz
DC - 2.2 GHz
-
-
30
-
15
-
1.5
-
34
52
20
-
2.25
±(0.25 + 3% of atten setting)
not to exceed ± 0.4 dB
-
-
-
1
Notes: 1. Device Linearity will begin to degrade below 1Mhz
2. See Max input rating in Table 2 & Figures on Pages 2 to 4 for data across frequency.
3. Note Absolute Maximum in Table 3.
Document No. 70/0159~02C
www.psemi.com
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 11