欢迎访问ic37.com |
会员登录 免费注册
发布采购

PE3341 参数 Datasheet PDF下载

PE3341图片预览
型号: PE3341
PDF下载: 下载PDF文件 查看货源
内容描述: 2700 MHz的整数N分频PLL与现场可编程EEPROM功能 [2700 MHz Integer-N PLL with Field-Programmable EEPROM Features]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 17 页 / 280 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号PE3341的Datasheet PDF文件第2页浏览型号PE3341的Datasheet PDF文件第3页浏览型号PE3341的Datasheet PDF文件第4页浏览型号PE3341的Datasheet PDF文件第5页浏览型号PE3341的Datasheet PDF文件第6页浏览型号PE3341的Datasheet PDF文件第7页浏览型号PE3341的Datasheet PDF文件第8页浏览型号PE3341的Datasheet PDF文件第9页  
Product Specification
PE3341
Product Description
The PE3341 is a high performance integer-N PLL with
embedded EEPROM capable of frequency synthesis up to
2700 MHz with a speed-grade option to 3000 MHz. The
EEPROM allows designers to permanently store control bits,
allowing easy configuration of self-starting synthesizers. The
superior phase noise performance of the PE3341 is ideal for
applications such as sonet, wireless base stations, fixed
wireless, and RF instrumentation systems.
The PE3341 features a ÷10/11 dual modulus prescaler,
counters, a phase comparator, and a charge pump as shown in
Figure 1. Counter values are programmable through a three-
wire serial interface.
The PE3341 UltraCMOS™ Phase Locked-Loop is
manufactured in Peregrine’s patented Ultra Thin Silicon
(UTSi®) CMOS process, offering excellent RF performance
with the economy and integration of conventional CMOS.
2700 MHz Integer-N PLL
with Field-Programmable EEPROM
Features
Field-programmable EEPROM for self-
starting applications
Standard 2700 MHz operation,
3000 MHz speed-grade option
÷10/11 dual modulus prescaler
Internal charge pump
Serial programmable
Low power — 20 mA at 3 V
Ultra-low phase noise
Available in 24-lead TSSOP or 20-lead
4x4 mm QFN package
Figure 1. Block Diagram
F
in
F
in
ENH
E_WR
Data
Clock
Serial
Interface
Mux
Enhancement
Register
(8-bit)
Primary
Register
(20-bit)
EE
Register
(20-bit)
Prescaler
÷10/11
M Counter
÷2 to ÷512
13
20
Secondary
Register
(20-bit)
PD_U
Phase
Detector
Charge
Pump
PD_D
CP
20
6
20
EELoad
Transfer
Logic
LD
2k
6
Cext
V
PP
S_WR
f
r
EESel
FSel
EEPROM
R Counter
÷1 to ÷64
Document No. 70-0053-04
www.psemi.com
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 17