欢迎访问ic37.com |
会员登录 免费注册
发布采购

PE42421SCAA-Z 参数 Datasheet PDF下载

PE42421SCAA-Z图片预览
型号: PE42421SCAA-Z
PDF下载: 下载PDF文件 查看货源
内容描述: SPDT的UltraCMOS [SPDT UltraCMOS]
分类和应用: 射频微波光电二极管
文件页数/大小: 9 页 / 326 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号PE42421SCAA-Z的Datasheet PDF文件第1页浏览型号PE42421SCAA-Z的Datasheet PDF文件第2页浏览型号PE42421SCAA-Z的Datasheet PDF文件第3页浏览型号PE42421SCAA-Z的Datasheet PDF文件第4页浏览型号PE42421SCAA-Z的Datasheet PDF文件第6页浏览型号PE42421SCAA-Z的Datasheet PDF文件第7页浏览型号PE42421SCAA-Z的Datasheet PDF文件第8页浏览型号PE42421SCAA-Z的Datasheet PDF文件第9页  
PE42421
Product Specification
Evaluation Kit
The SPDT switch EK Board was designed to ease
customer evaluation of Peregrine’s PE42421. The
RF common port is connected through a 50
transmission line via the top SMA connector, J1.
RF1 and RF2 are connected through 50
transmission lines via SMA connectors J2 and J3,
respectively. A through 50
transmission is
available via SMA connectors J4 and J5. This
transmission line can be used to estimate the loss
of the PCB over the environmental conditions
being evaluated.
The board is constructed of a two metal layer FR4
material with a total thickness of 0.031”. The
bottom layer provides ground for the RF
transmission lines. The transmission lines were
designed using a coplanar waveguide with ground
plane model using a trace width of 0.0476”, trace
gaps of 0.030”, dielectric thickness of 0.028”,
metal thickness of 0.0021” and
ε
r
of 4.4.
J6 and J7 provide a means for controlling DC and
digital inputs to the device. J6-1 is connected to
the device V
DD
or CTRL input. J7-1 is connected
to the device CTRL input.
Figure 5. Evaluation Board Layouts
Peregrine Specification 101-0162-02
Figure 6. Evaluation Board Schematic
Peregrine Specification 102-0756-01
J4
N/A
1
T-line Description
--
Model = CPWG
H = 28 mils
T = 2.1 mils
W = 47 mils
G = 30 mils
Er = 4.4
1
J5
N/A
J7
CNTL
1
2
R2
1 K Ohm
U1
PE42421/SC70-6
J1
RFC
1
J3
RF2
1
1
4 CTRL RF_2 3
5 RFC GND 2
6 VDD RF_1 1
1
C1
0.5pF
SEE ASSYNOTE 2
C2
0.5pF
SEE ASSYNOTE 2
R1
1 K Ohm
J2
RF1
1
2
J6
CNTLX/VDD
General Comments
--
Transmission lines connected to J1, J2, and J3 should
have exactly the same electrical length.
The path from J2 to J3 including the distance through the part
should have the same length as J4 and J5 and be in parallel to
J4 to J5.
2
Document No. 70-0396-02
www.psemi.com
1
2
©2010-2011 Peregrine Semiconductor Corp. All rights reserved.
Page 5 of 9