欢迎访问ic37.com |
会员登录 免费注册
发布采购

PE4307 参数 Datasheet PDF下载

PE4307图片预览
型号: PE4307
PDF下载: 下载PDF文件 查看货源
内容描述: 75ヘ射频数字衰减器5位为15.5分贝, DC - 2.0 GHz的 [75 ヘ RF Digital Attenuator 5-bit, 15.5 dB, DC - 2.0 GHz]
分类和应用: 连接器射频衰减器
文件页数/大小: 11 页 / 547 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号PE4307的Datasheet PDF文件第2页浏览型号PE4307的Datasheet PDF文件第3页浏览型号PE4307的Datasheet PDF文件第4页浏览型号PE4307的Datasheet PDF文件第5页浏览型号PE4307的Datasheet PDF文件第6页浏览型号PE4307的Datasheet PDF文件第7页浏览型号PE4307的Datasheet PDF文件第8页浏览型号PE4307的Datasheet PDF文件第9页  
Product Specification
PE4307
Product Description
The PE4307 is a high linearity, 5-bit RF Digital Step Attenuator
(DSA) covering a 15.5 dB attenuation range in 0.5 dB steps.
The device is pin compatible with the PE430x series. This 75-
ohm RF DSA provides both parallel (latched or direct mode)
and serial CMOS control interface, operates on a single 3-volt
supply and maintains high attenuation accuracy over frequency
and temperature. It also has a unique control interface that
allows the user to select an initial attenuation state at power-
up. The PE4307 exhibits very low insertion loss and low power
consumption. This functionality is delivered in a 4x4 mm QFN
footprint.
The PE4307 is manufactured on Peregrine’s UltraCMOS™
process, a patented variation of silicon-on-insulator (SOI)
technology on a sapphire substrate, offering the performance
of GaAs with the economy and integration of conventional
CMOS.
Figure 1. Functional Schematic Diagram
Switched Attenuator Array
RF Input
RF Output
75
RF Digital Attenuator
5-bit, 15.5 dB, DC – 2.0 GHz
Features
Attenuation: 0.5 dB steps to 15.5 dB
Flexible parallel and serial programming
interfaces
Latched or direct mode
Unique power-up state selection
Positive CMOS control logic
High attenuation accuracy and linearity
over temperature and frequency
Very low power consumption
Single-supply operation
75
impedance
Pin compatible with PE430x series
Packaged in a 20 Lead 4x4 mm QFN
Figure 2. Package Type
20 Lead 4x4 mm QFN
Parallel Control
Serial Control
Power-Up Control
5
3
Control Logic Interface
1
Table 1. Electrical Specifications @ +25°C, V
DD
= 3.0 V
Parameter
Operation Frequency
Insertion Loss
1
Attenuation Accuracy
1 dB Compression
3,4
Input IP3
1,2,4
Return Loss
Switching Speed
Notes: 1.
2.
3.
4.
Two-tone inputs up to
+18 dBm
Zo = 75 ohms
50% control to 0.5 dB
of final value
Any Bit or Bit
Combination
DC
1.2 GHz
DC
1.2 GHz
1 MHz
1.2 GHz
1 MHz
1.2 GHz
DC
1.2 GHz
Test Conditions
Frequency
Minimum
DC
-
-
30
-
10
-
Typical
Maximum
2000
Units
MHz
dB
dB
dB
dBm
dBm
dB
µs
1.4
-
34
52
13
-
1.95
±(0.15 + 4% of atten setting)
Not to exceed +0.25dB
-
-
-
1
Device Linearity will begin to degrade below 1MHz
Max input rating in Table 2 & Figures on Pages 2 to 4 for data across frequency.
Note Absolute Maximum in Table 3.
Measured in a 50
system.
©2005 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 11
Document No. 70-0161-03
www.psemi.com