欢迎访问ic37.com |
会员登录 免费注册
发布采购

PE43073 参数 Datasheet PDF下载

PE43073图片预览
型号: PE43073
PDF下载: 下载PDF文件 查看货源
内容描述: 50 Ω RF数字衰减器7位,产品说明31.75分贝, DC- 6.0 GHz的 [50 Ω RF Digital Attenuator 7-bit, Product Description 31.75 dB, DC-6.0 GHz]
分类和应用: 衰减器
文件页数/大小: 15 页 / 452 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号PE43073的Datasheet PDF文件第2页浏览型号PE43073的Datasheet PDF文件第3页浏览型号PE43073的Datasheet PDF文件第4页浏览型号PE43073的Datasheet PDF文件第5页浏览型号PE43073的Datasheet PDF文件第6页浏览型号PE43073的Datasheet PDF文件第7页浏览型号PE43073的Datasheet PDF文件第8页浏览型号PE43073的Datasheet PDF文件第9页  
Product Specification
PE43703
Product Description
The PE43703 is a HaRP™-enhanced, high linearity, 7-bit RF
Digital Step Attenuator (DSA). This highly versatile DSA
covers a 31.75 dB attenuation range in 0.25 dB, 0.5 dB, or 1.0
dB steps. The customer can choose which step size and
associated specifications are best suited for their application.
The Peregrine 50Ω RF DSA provides multiple CMOS control
interfaces and an optional external Vss feature. It maintains
high attenuation accuracy over frequency and temperature and
exhibits very low insertion loss and low power consumption.
Performance does not change with Vdd due to on-board
regulator. This next generation Peregrine DSA is available in a
5x5 mm 32-lead QFN footprint.
The PE43703 is manufactured on Peregrine’s UltraCMOS™
process, a patented variation of silicon-on-insulator (SOI)
technology on a sapphire substrate, offering the performance
of GaAs with the economy and integration of conventional
CMOS.
Figure 1. Package Type
32-lead 5x5x0.85 mm QFN Package
50
RF Digital Attenuator
7-bit, 31.75 dB, DC-6.0 GHz, Vss
EXT
option
Features
HaRP™-enhanced UltraCMOS™ device
Attenuation options: 0.25 dB, 0.5 dB, or
1.0 dB steps to 31.75 dB
0.25 dB monotonicity for
4.0 GHz
0.5 dB monotonicity for
5.0 GHz
1 dB monotonicity for
6.0 GHz
High Linearity: Typical +59 dBm IIP3
Excellent low-frequency performance
Optional External Vss Control (Vss
EXT
)
3.3 V or 5.0 V Power Supply Voltage
Fast switch settling time
Programming Modes:
Direct Parallel
Latched Parallel
Serial-Addressable: Program up to
eight addresses 000 - 111
High-attenuation state @ power-up (PUP)
CMOS Compatible
No DC blocking capacitors required
Figure 2. Functional Schematic Diagram
Switched Attenuator Array
RF Input
RF Output
Parallel Control
Serial In
7
Control Logic Interface
CLK
LE
(optional)
Vss
EXT
©2008-2009 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 15
A0
A1
A2
P/S
Document No. 70-0245-04
www.psemi.com