欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI3B16215V 参数 Datasheet PDF下载

PI3B16215V图片预览
型号: PI3B16215V
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V ,热插入, 20位FET BusSwitch W /预充电输出 [3.3V, Hot Insertion, 20-Bit FET BusSwitch w/Precharged Outputs]
分类和应用: 总线驱动器总线收发器逻辑集成电路光电二极管
文件页数/大小: 5 页 / 560 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI3B16215V的Datasheet PDF文件第2页浏览型号PI3B16215V的Datasheet PDF文件第3页浏览型号PI3B16215V的Datasheet PDF文件第4页浏览型号PI3B16215V的Datasheet PDF文件第5页  
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI3B16215
3.3V, Hot Insertion, 20-Bit FET
BusSwitch w/Precharged Outputs
Product Features
• Near Zero Propagation Delay
• 5Ω Switches Connect Between Two Ports
• Fast Switching Speed: 4.5ns max.
• Permits Hot Insertion
• Isolation during Power-Off conditions
• B-Port Outputs are precharged by Bias Voltage
to minimize signal distortion during live insertion
• Package options include:
– 48-pin 150-mil wide plastic BQSOP (B)
– 48-pin 240-mil wide plastic TSSOP (A)
– 48-pin 300-mil wide plastic SSOP (V)
Product Description
Pericom Semiconductor’s PI3B series of logic circuits are produced
using the company’s advanced 0.35 micron CMOS Technology.
The PI3B16215 provides 20-bits of high-speed bus switching. Low
on-state resistance of the switch allows connections to be made
with minimal propagation delay. The device also precharges the
B-port to a user-selectable bias voltage (BIASV) to minimize live-
insertion noise.
The device is organized as dual 10-bit bus switches with individual
output-enable (OE) inputs. When OE is LOW, the corresponding
10-bit bus switch is on and port A is connected to port B. When OE
is HIGH, the switch is open, a high-impedance state exists between
the two ports, and port B is precharged to BIASV through the
equivalent of a 10-kΩ resistor.
To ensure the high-impedance state on power up or power down,
OE should be tied to V
CC
through a pullup resistor; the minimum
value of the resistor is determined by the current-sinking capability
of the driver connected to OE.
Logic Block Diagram
1
1A1
2
SW
46
BIASV
1B1
Product Pin Configuration
BIASV
1
A
1
1
A
2
1
A
3
1
A
4
1
A
5
1
A
6
GND
1
A
7
1
A
8
1
A
9
1
A
10
2
A
1
2
A
2
V
cc
2
A
3
GND
2
A
4
2
A
5
2
A
6
2
A
7
2
A
8
2
A
9
2
A
10
48
1
47
2
46
3
45
4
44
5
43
6
42
7
8
41
9
40
48-Pin
39
10
11
A,B,V
38
12
37
13
36
14
35
15
34
16
33
17
32
18
31
19
30
20
29
21
28
22
27
23
26
24
25
1
OE
2
OE
1
B
1
1
B
2
1
B
3
1
B4
1B5
1A10
12
SW
36 1B10
1OE
2A1
48
13
35
SW
2B1
2A10
24
SW
25
2B10
2OE
47
A
B
GND
1
B
6
1
B
7
1
B
8
1
B
9
1
B
10
2
B
1
2
B
2
2
B
3
GND
2
B
4
2
B
5
2
B
6
2
B
7
2
B
8
2
B
9
2
B
10
OE
1
PS8190D
05/04/00