欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI3VDP411LSTZDE 参数 Datasheet PDF下载

PI3VDP411LSTZDE图片预览
型号: PI3VDP411LSTZDE
PDF下载: 下载PDF文件 查看货源
内容描述: 数字视频电平转换器的双模式DP信号W /反相缓冲器的HPD信号 [Digital Video Level Shifter for dual mode DP signals w/ inverting buffer for HPD signal]
分类和应用: 转换器电平转换器光电二极管
文件页数/大小: 11 页 / 435 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第2页浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第3页浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第4页浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第5页浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第6页浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第7页浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第8页浏览型号PI3VDP411LSTZDE的Datasheet PDF文件第9页  
PI3VDP411LST
Features
Digital Video Level Shifter for dual mode DP signals
w/ inverting buffer for HPD signal
Description
Pericom Semiconductor’s PI3VDP411LST provides the ability
to use a Dual-mode Display Port transmitter in HDMI mode.
This
exibility provides the user a choice of how to connect to
their favorite display. All signal paths accept AC coupled video
signals. The PI3VDP411LST converts this AC coupled signal
into an HDMI rev 1.3 compliant signal with proper signal swing.
This converstion is automatic and transparent to the user.
The PI3VDP411LST supports up to 2.5Gbps, which provides
12-bits of color depth per channel, as indicated in HDMI rev 1.3.
Converts low-swing AC coupled differential input to
HDMI rev 1.3 compliant open-drain current steering Rx
terminated differential output
HDMI level shifting operation up to 2.5Gbps per lane
(250MHz pixel clock)
Integrated 50-ohm termination resistors for AC-coupled
differential inputs.
Enable/Disable feature to turn off TMDS outputs to
enter low-power state.
Output slew rate control on TMDS outputs to minimize
EMI.
Transparent operation: no re-timing or configuration
required.
3.3 Power supply required.
Integrated ESD protection to 2kV Human Body on all
I/O pins
DDC level shifters
Inverting level shifter for HPD signal from HDMI/DVI
connector
Integrated pull-down on HPD_sink input guarantees
"input low" when no display is plugged in
Pin Configuration
HPD_SINK
SDA_SINK
SCL_SINK
DDC_EN
EQ_0
VCC3V
GND
GND
VCC3V
EQ_1
GND
OE#
GND
IN_D1-
IN_D1+
VCC3V
IN_D2-
IN_D2+
GND
IN_D3-
IN_D3+
VCC3V
IN_D4-
IN_D4+
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
GND
OUT_D1-
OUT_D1+
VCC3V
OUT_D2-
OUT_D2+
GND
OUT_D3-
OUT_D3+
VCC3V
OUT_D4-
OUT_D4+
38
39
40
41
42
43
44
45
46
47
48
1
2
3
4
5
6
7
8
9
10
11
48-pin QFN Pinout
19
18
17
16
15
14
13
12
GND
VCC3V
OC_0
OC_1
GND
SDA_SOURCE
VCC3V
OC_3
OC_2(REXT )
07-0191
HPD_SOURCE#
SCL_SOURCE
1
PS8906A
GND
08/28/07