欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI4ULS3V08MZLE 参数 Datasheet PDF下载

PI4ULS3V08MZLE图片预览
型号: PI4ULS3V08MZLE
PDF下载: 下载PDF文件 查看货源
内容描述: 1.2V至3.6V的通用双向电平转换器,具有自动方向控制及先进的封装解决方案 [1.2V to 3.6V Universal Bi-directional Level Shifter with Automatic Direction Control & Advanced Package Solution]
分类和应用: 总线驱动器总线收发器转换器电平转换器逻辑集成电路
文件页数/大小: 8 页 / 621 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI4ULS3V08MZLE的Datasheet PDF文件第2页浏览型号PI4ULS3V08MZLE的Datasheet PDF文件第3页浏览型号PI4ULS3V08MZLE的Datasheet PDF文件第4页浏览型号PI4ULS3V08MZLE的Datasheet PDF文件第5页浏览型号PI4ULS3V08MZLE的Datasheet PDF文件第6页浏览型号PI4ULS3V08MZLE的Datasheet PDF文件第7页浏览型号PI4ULS3V08MZLE的Datasheet PDF文件第8页  
PI4ULS3V08M
1.2V to 3.6V Universal Bi-directional Level Shifter with Automatic
Direction Control & Advanced Package Solution
Features
• PI4ULS3V08M is designed for low voltage operation:
1.2V to 3.6V
• Universal bidirectional level shifting with automatic direction
control
• Fast bus speeds up to 160 Mbps
• I
OFF
supports partial Power-Down mode operation
• Drive Capability 12mA
• Independent translation of each bit
• Each supply rail is configurable over supply range
• ESD Protection exceeds JESD22
– 2000V Human Body Model (A114-B)
– 200V Machine Model (A115-A)
• Latch-up performance exceeds 100mA per JESD 78
• Industrial operation at –40°C to +85°C
• Packaging (Pb-free & Green):
– 32-contact TQFN (ZL)
Description
PI4ULS3V08M, is a 8-bit (octal) non-inverting bus
transceiver with two separate supply rails: A port (V
CCA
)
and B port (V
CCB
) are set to operate at 1.2V to 3.6V. This
arrangement permits universal bidirectional translation of
differential signal levels over the voltage ranges.
The PI4ULS3V08M is designed for asynchronous communication
between data buses. Data is transmitted from the A bus to the B
bus, or vice versa, without direction control. All A
X
, and B
X
are
tri-stated when data is coming from both directions at the same
time. The output-enable (OE) input is used to disable outputs so
buses are isolated.
The control pins, OEx, TEST_EN and OUT_SEL are supplied by
V
CCB
.
The device is fully specified for partial-power-down applications
using I
OFF
. The I
OFF
circuitry disables the outputs, preventing
damaging current backflow through the device when it is powered
down.
To ensure the high impedance state during power-up or power-
down, the output-enable (OEx) input should be tied to V
CC
through
a pullup resistor: the minimum value of the resistor is determined
by the current-sinking capability of the driver.
Applications
• Voltage Translation
• Bus Relay
• Mobile Devices
Pin Configuration
GND
TEST_EN
OUT_SEL
OE1
GND
Block Diagram
�½�½�½�½�½�½�½
�½�½�½�½�½�½�½
�½�½�½�½�½�½�½�½�½�½�½
�½�½�½�½�½�½�½
�½�½�½�½�½
�½�½
�½
32
31
30
29
V
CCB
B
3
B
4
GND
B
5
B
6
V
CCB
B
7
B
8
B
1
B
2
28
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
27
26
25
24
23
22
21
20
19
18
17
A
1
A
2
V
CCA
A
3
A
4
GND
A
5
A
6
V
CCA
A
7
A
8
�½
�½
�½
�½
�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½
�½�½�½�½�½�½�½
�½�½�½�½�½�½�½
�½�½�½�½�½�½�½�½�½�½�½
�½�½�½�½�½�½�½
�½�½�½�½�½
�½�½
�½
�½
�½
GND
V
CCB
OE2
V
CCA
GND
�½
�½
�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½�½
06-0046
1
PS8774F
04/05/06