PI6C2305-1
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
3.3V Zero-Delay Buffer
Features
•
Zero-input-output propagation delay
•
350ps phase error
•
Multiple low-skew outputs
– Output-output skew less than 250ps
– Device-device skew less than 700ps
•
10 MHz to 100 MHz operating range
•
Low Jitter <200ps
•
High drive option (PI6C2305-1H)
•
3.3V operation
•
Commercial Operation: 0°C to +70°C
•
Industrial Operation: –40°C to +85°C
•
Package: Space-saving 8-pin, 150-mil SOIC package (W)
Description
Providing five low-skew clocks, the PI6C2305-1 is a 3.3V zero-delay
buffer designed to distribute clock signals in applications including
PC, workstation, datacom, telecom, and high-performance systems.
The PI6C2305-1 provides 5 copies of clocks that have less than
350ps propagation delay compared to a reference clock. The skew
among the output clock signals for PI6C2305-1 is less than 250ps.
When there are no rising edges on the REF input, the PI6C2305-1
enters a power-down state. In this mode, the PLL is off and all outputs
are three-stated. This results in less than 50µA of current draw.
Featuring faster rise and fall times, the PI6C2305-1H is the high-drive
version of the PI6C2305-1.
Block Diagram
Pin Configuration
REF
FBK
PLL
CLK0
CLK1
CLK2
CLK3
CLK4
REF
CLK2
CLK1
GND
1
2
3
4
8-Pin
W
8
7
6
5
CLK0
CLK4
V
DD
CLK3
Pin Description
Pin
1
2
3
4
5
6
7
8
Signal
REF
(1)
CLK2
(2)
CLK1
(2)
GND
CLK3
(2)
V
DD
CLK4
(2)
CLK0
(2)
De s cription
Input reference frequency, 5V Tolerant input
Buffered Clock output
Buffered Clock output
Ground
Buffered Clock output
3.3V Supply
Buffered Clock output
Buffered Clock output, internal feedback on this pin
Notes:
1. Weak pull-down.
2. Weak pull-down
on all outputs.
1
PS9477A
06/06/00
PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
