欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI6C2408-1WE 参数 Datasheet PDF下载

PI6C2408-1WE图片预览
型号: PI6C2408-1WE
PDF下载: 下载PDF文件 查看货源
内容描述: 零延迟时钟缓冲器 [Zero-Delay Clock Buffer]
分类和应用: 时钟
文件页数/大小: 10 页 / 200 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI6C2408-1WE的Datasheet PDF文件第2页浏览型号PI6C2408-1WE的Datasheet PDF文件第3页浏览型号PI6C2408-1WE的Datasheet PDF文件第4页浏览型号PI6C2408-1WE的Datasheet PDF文件第5页浏览型号PI6C2408-1WE的Datasheet PDF文件第7页浏览型号PI6C2408-1WE的Datasheet PDF文件第8页浏览型号PI6C2408-1WE的Datasheet PDF文件第9页浏览型号PI6C2408-1WE的Datasheet PDF文件第10页  
PI6C2408  
Zero Delay Clock Buffer  
DCElectricalCharacteristicsforCommercialTemperatureDevices  
Parameter  
Description  
Input LOW Voltage  
Input HIGH Voltage  
Input LOW Current  
Input HIGH Current  
Output LOW Voltage  
Output HIGH Voltage  
Test Conditions  
Min. Max. Units  
VIL  
0.8  
V
VIH  
IIL  
IIH  
VOL  
VOH  
2.0  
VIN = 0V  
VIN = VDD  
50  
µA  
100  
IOL = 8mA (–1, –2, –3,–4, –6); IOL = 12mA (–1H)  
IOH = –8mA (–1, –2, –3,–4, –6); IOH = –12mA (–1H)  
0.4  
V
2.4  
IDD (PD mode) Power Down Supply Current SEL1 = 0 (-1,-2,-3,-4,-1H); SEL2 = 0 (-6)  
12  
39  
54  
µA  
IDD  
IDD  
Supply Current  
Supply Current  
Unloaded outputs, 66.67 MHz, Select inputs at VDD or GND  
Unloaded outputs 100 MHz Select Inputs @ VDD or GND  
mA  
ACElectrialCharacteristicsforCommercialTemperatureDevice  
Parameters  
Name  
Test Conditions  
Min. Typ. Max. Units  
30pF load  
15pF load  
10  
100  
140  
55  
FO  
Output Frequency  
MHz  
%
Duty Cycle(1) (–1H)  
Measured at VDD/2, for high drive output  
Measured at VDD/2, for normal drive output  
45  
40  
50  
50  
tDC  
Duty Cycle (–1, –2, –3, –4, –6)  
Rise Time(1) @30pF  
Rise Time(1) @15pF  
Rise Time(1) @30pF (–1H)  
Fall Time(1) @30pF  
Fall Time(1) @15pF  
Fall Time(1) @30pF (–1H)  
Output to Output Skew(1) within same  
bank (–1,–1H,–2,–3,–4,–6)  
60  
tR  
2.2  
1.5  
1.5  
2.2  
1.5  
1.25  
Measured between 0.8V and 2.0V  
ns  
ps  
tF  
tSK(O)  
All outputs equally loaded, VDD/2  
200  
OUTA to OUTB Skew(1) (–1,–1H,–4) All outputs equally loaded, VDD/2  
200  
400  
OUTA to OUTB Skew(1) (–2,–3,–6)  
All outputs equally loaded, VDD/2  
t0  
Input to Output Delay, CLKIN  
Measured at VDD/2  
0
0
±150  
500  
Rising Edge to FB_IN Rising Edge(1)  
tSK(D)  
tSLEW  
Device to Device Skew(1)  
Output Slew Rate(1)  
Measured at VDD/2 on FB_IN pins of devices  
Measured between 0.8V and 2.0V on –1H  
device using Test Circuit #2  
Measured at 66.67 MHz, loaded 30pF outputs  
Measured at 140 MHz, loaded 15pF outputs  
Measured at 66.7 MHz, loaded 30pF outputs  
1
V/ns  
ps  
tJIT  
Cycle-to-Cycle Jitter (1)(–1,–1H,–4)  
200  
100  
400  
Cycle-to-Cycle Jitter(1) (–2,–3,–6)  
PLL Lock Time(1)  
tLOCK  
Stable power supply, valid clocks  
presented on CLKIN and FB_IN pins  
1.0  
ms  
Notes:  
1. See Switching Waveforms on page 7.  
PS8589E  
09/15/04  
6