21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6C2408
Zero-Delay Clock Buffer
Features
•
•
•
•
•
•
•
•
•
Maximum rated frequency: 140 MHz
Low cycle-to-cycle jitter
Input to output delay, less than 150ps
External feedback pin allows outputs to be synchronized
to the clock input
5V tolerant input*
Operates at 3.3V V
DD
Test mode allows bypass of the PLL for system testing
purposes (e.g., IBIS measurements)
Clock frequency multipliers �½x to 4x dependent on option
Packaging (Pb-free and Green available):
-16-pin, 150-mil SOIC (W)
-16-pin 173-mil TSSOP (L)
Description
The PI6C2408 is a PLL-based, zero-delay buffer, with the ability
to distribute eight outputs of up to 140 MHz at 3.3 V. Two banks of
four outputs exist, and, depending on product option ordered, can
supply either reference frequency, prescaled half frequency, or
multiplied 2x or 4x input clock frequencies. The PI6C2408 family has
a power-sparing feature: when input SEL2 is 0, the component will
3-state one or both banks of outputs depending on the state of input
SEL1. A PLL bypass test mode also exists. This product line is
available in high-drive and industrial environment versions.
An external feedback pin is used to synchronize the outputs to the
input; the relationship between loading of this signal and the other
outputs determines the input-output delay.
The PI6C2408 is characterized for both commercial and industrial
operation.
* FB_IN and CLKIN must reference the same voltage thresh-
olds for the PLL to deliver zero delay skewing
Block Diagram
FB_IN
CLKIN
÷2
PLL
Pin Configuration
MUX
OUTA1
OUTA2
OUTA3
OUTA4
÷2
OUTB1
Option (-2, -3)
OUTB2
OUTB3
OUTB4
Option (-3, -4)
SEL1
SEL2
Decode
Logic
PI6C2408 (-1, -1H, -2, -3, -4)
CLKIN
OUTA1
OUTA2
VDD
GND
OUTB1
OUTB2
SEL2
16
1
15
2
14
3
4
16-Pin
13
5
W, L
12
11
6
10
7
9
8
FB_IN
OUTA4
OUTA3
VDD
GND
OUTB4
OUTB3
SEL1
FB_IN
CLKIN
PLL
MUX
OUTA1
OUTA2
OUTA3
SEL2
SEL1
Decode
Logic
÷2
MUX
OUTA4
PI6C2408-6
OUTB1
OUTB2
OUTB3
OUTB4
1
PS8589E
09/15/04
PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
