21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6C2504A
Phase-Locked Loop Clock Driver
with 4 Clock Outputs
Product Features
•
High-Performance Phase-Locked-Loop Clock
Distribution for Networking
•
Registered DIMM Synchronous DRAM modules
for server/workstation/PC applications
•
Allows Clock Input to have Spread Spectrum
modulation for EMI reduction
•
Zero Input-to-Output delay
•
Low jitter: Cycle-to-Cycle jitter ±75ps max.
•
On-chip series damping resistor at clock output
drivers for low noise and EMI reduction
•
Operates at 3.3V V
CC
•
Wide range of Clock Frequencies 80 to 134 MHz
•
Package: Plastic 16-pin QSOP Package (Q)
Product Description
The PI6C2504A features a low-skew, low-jitter, phase-locked loop
(PLL) clock driver, distributing high-frequency clock signals for
SDRAM and server applications. By connecting the feedback
FB_OUT output to the feedback FB_IN input, the propagation
delay from the CLK_IN input to any clock output will be nearly zero.
Logic Block Diagram
G
4
PLL
FB_IN
AVCC
FB_OUT
Y[0:3]
Product Pin Configuration
AGND
VCC
Y0
Y1
GND
1
2
3
4
5
6
7
8
16
15
14
CLK_IN
AVCC
GND
GND
Y3
Y2
VCC
FB_IN
CLK_IN
16-Pin
Q
13
12
11
10
9
Functional Table
Inputs
G
L
H
Y[0:3]
L
CLK _IN
Outputs
FB_O UT
CLK _IN
CLK _IN
VCC
G
FB_OUT
1
PS8501
10/02/00
PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
