欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI6CV304L 参数 Datasheet PDF下载

PI6CV304L图片预览
型号: PI6CV304L
PDF下载: 下载PDF文件 查看货源
内容描述: 160 MHz的时钟缓冲器 [160 MHz Clock Buffers]
分类和应用: 时钟驱动器逻辑集成电路光电二极管
文件页数/大小: 8 页 / 219 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI6CV304L的Datasheet PDF文件第2页浏览型号PI6CV304L的Datasheet PDF文件第3页浏览型号PI6CV304L的Datasheet PDF文件第4页浏览型号PI6CV304L的Datasheet PDF文件第5页浏览型号PI6CV304L的Datasheet PDF文件第6页浏览型号PI6CV304L的Datasheet PDF文件第7页浏览型号PI6CV304L的Datasheet PDF文件第8页  
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
1
2109876543212109876543210987654321098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI6CV304 / PI6CV2304
160 MHz Clock Buffers
Features
160 MHz operation
Low noise, low skew: 150ps max
Fast rise/fall time: 1.0ns typ.
Fast propagation delay: 2.0ns typ.
5V I/O tolerant input
Industrial temperature (–40°C to 85°C)
3.3V power supply
Packaging (Pb-free & Green available)
– 8-pin TSSOP (L)
– 8-pin SOIC (W)
Description
Pericom’s PI6CV304 and PI6CV2304 are low-skew, low- noise, high-
speed clock buffers and are ideal for computing, networking, and
communication applications. Application examples include PCI(X)
clock buffers in servers and workstations, PCI(X) Storage Area
Network (SAN), and RAID controllers. They are used for networking
and communications applications requiring 80 MHz for 10/100 Mbps
Ethernet and 125 MHz for Gigabit networking clocks.
To reduce EMI emission and power consumption, all outputs can be
disabled to 3-state by asserting a low signal to the OE (Output
Enable) pin.
PI6CV2304 output impedance is 30-ohms. PI6CV304 output imped-
ance is 20-ohms.
Applications
• 33 MHz PCI-to-133 MHz PCIX controllers
• 80 MHz for 10/100 Mbps Ethernet
• 125 MHz for Gigabit networking
• 155 MHz for Optical OC3/SDH/SONET
Function Table
Inputs
CLK_IN
X
L
H
OE
L
H
H
Output
Y[0:3]
Z
L
H
Block Diagram
Pin Configuration
Y0
CLK_IN
Y1
1
2
3
4
8
7
6
5
Y3
Y2
VDD
Y1
OE
Y0
Y2
OE
CLK_IN
Y3
GND
1
PS8537D
09/14/043