欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI74ALVTC16245A 参数 Datasheet PDF下载

PI74ALVTC16245A图片预览
型号: PI74ALVTC16245A
PDF下载: 下载PDF文件 查看货源
内容描述: 16位双向收发器,具有三态输出 [16-Bit BiDirectional Transceiver with 3-State Outputs]
分类和应用: 总线驱动器总线收发器逻辑集成电路光电二极管信息通信管理
文件页数/大小: 10 页 / 214 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI74ALVTC16245A的Datasheet PDF文件第2页浏览型号PI74ALVTC16245A的Datasheet PDF文件第3页浏览型号PI74ALVTC16245A的Datasheet PDF文件第4页浏览型号PI74ALVTC16245A的Datasheet PDF文件第5页浏览型号PI74ALVTC16245A的Datasheet PDF文件第6页浏览型号PI74ALVTC16245A的Datasheet PDF文件第7页浏览型号PI74ALVTC16245A的Datasheet PDF文件第8页浏览型号PI74ALVTC16245A的Datasheet PDF文件第9页  
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16245
16-Bit BiDirectional Transceiver
with 3-State Outputs
Features
• PI74ALVTC family is designed for low voltage operation,
V
DD
= 1.8V to 3.6V
• Supports Live Insertion
• 3.6V I/O Tolerant Inputs and Outputs
• Bus Hold
• High Drive, -32/64mA @ 3.3V
• Uses patented noise reduction circuitry
• Power-off high impedance inputs and outputs
• Industrial operation at –40°C to +85°C
• Packaging (Pb-free & Green available):
– 48-pin 240- mil wide plastic TSSOP (A)
– 48-pin 173-mil wide plastic TVSOP (K)
– 48-pin 300-mil wide plastic SSOP (V)
Description
Pericom Semiconductor’s PI74ALVTC16245 is a 16-bit bidirectional
transceiver designed for asynchronous two-way communication
between data buses. The direction control input pin (xDIR)
determines the direction of data flow through the bidirectional
transceiver. The Direction and Output Enable controls are designed
to operate this device as either two independent 8-bit transceivers
or one 16-bit transceiver. The output enable (OE) input, when HIGH,
disables both A and B ports by placing them in Hi-Z condition.
To ensure the high-impedance state during power up or power
down, OE should be tied to Vdd through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
The family offers both I/O Tolerant, which allows it to operate in
mixed 1.8/3.6V systems, and “Bus Hold,” which retains the data
input’s last state whenever the data input goes to high-impedance,
preventing “floating” inputs and eliminating the need for pullup/
down resistors.
Block Diagram
1DIR
1OE
1A
0
1B
0
1A
1
1B
1
1A
2
1B
2
1A
3
1B
3
1A
4
1B
4
1
A
5
2
A
6
2
A
5
2
B
4
2
A
4
2
B
3
2
A
3
2
B
2
2
A
1
2
B
1
2
DIR
2
OE
2
A
0
2
B
0
1B
5
1A
6
1B
6
1A
7
1B
7
2
A
8
2
A
7
2
B
5
2
B
6
2
B
7
1
PS8354B
09/22/04