欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI74AVC164245LAKE 参数 Datasheet PDF下载

PI74AVC164245LAKE图片预览
型号: PI74AVC164245LAKE
PDF下载: 下载PDF文件 查看货源
内容描述: 16位1.5-2.5V到3.3V电平转换收发器,具有三态输出 [16-Bit 1.5-2.5V to 3.3V Level Shifting Transceiver with 3-State Outputs]
分类和应用: 总线驱动器总线收发器逻辑集成电路电视光电二极管
文件页数/大小: 10 页 / 329 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI74AVC164245LAKE的Datasheet PDF文件第2页浏览型号PI74AVC164245LAKE的Datasheet PDF文件第3页浏览型号PI74AVC164245LAKE的Datasheet PDF文件第4页浏览型号PI74AVC164245LAKE的Datasheet PDF文件第5页浏览型号PI74AVC164245LAKE的Datasheet PDF文件第6页浏览型号PI74AVC164245LAKE的Datasheet PDF文件第7页浏览型号PI74AVC164245LAKE的Datasheet PDF文件第8页浏览型号PI74AVC164245LAKE的Datasheet PDF文件第9页  
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
1
2109876543212109876543210987654321098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74AVC164245LA
16-Bit 1.5-2.5V to 3.3V Level Shifting
Transceiver with 3-State Outputs
Features
• PI74AVC164245LA is designed for low voltage operation:
1.5V - 2.5V to 3.3V
• Industrial operation at –40°C to +85°C
• Packag (Pb-free & Green available):
– 48-pin plastic 240-mil TSSOP (A)
– 48-pin plastic 173-mil TVSOP (K)
Description
Pericom Semiconductor’s PI74AVC164245LA, a 16-bit (dual-octal)
noninverting bus transceiver, contains two separate supply rails:
B port (V
CCB
), set at 3.3V, and A port (V
CCA
), set to operate
at 1.5-2.5V. This arrangement permits translation from a 1.5-2.5V to
3.3V environment and vice versa. The control pins, OE and DIR are
controlled by V
CCB
.
The PI74AVC164245LA is designed for asynchronous
communication between data buses.
To ensure the high impedance state during power up or power
down, the output-enable (OE) input should be tied to V
CC
through
a pullup resistor: the minimum value of the resistor is determined by
the current-sinking capability of the driver.
Truth Table
(each 8-bit section)
Inputs
Ope ration
OE
L
L
H
DIR
L
H
X
B data to A bus
A data to B bus
Isolation
Block Diagram
Pin Configuration
(LVTTL)1DIR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
1OE(LVTTL)
1A1
1A2
GND
1A3
1A4
VCCA(1.5V-2.5V)
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
VCCA(1.5V-2.5V)
2A5
2A6
GND
2A7
2A8
2OE(LVTTL)
1DIR
1
48
47
2
1OE
1B1
1B2
GND
1B3
1B4
(3.3V)VCCB
1B5
1B6
GND
1B7
1B8
2B1
2B2
GND
1A1
1B1
To Seven Other Channels
2DIR 24
25
36
13
2OE
48-Pin
A, K
36
35
34
33
32
31
30
29
28
27
26
25
2B3
2B4
(3.3V)VCCB
2B5
2B6
2A1
2B1
GND
2B7
2B8
(LVTTL)2DIR
To Seven Other Channels
06-0016
1
PS8600B
02/09/06