欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI74FCT162244TVE 参数 Datasheet PDF下载

PI74FCT162244TVE图片预览
型号: PI74FCT162244TVE
PDF下载: 下载PDF文件 查看货源
内容描述: 快速CMOS 16位缓冲器/线路驱动器 [Fast CMOS 16-Bit Buffer/Line Drivers]
分类和应用: 总线驱动器总线收发器逻辑集成电路光电二极管输出元件
文件页数/大小: 9 页 / 498 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI74FCT162244TVE的Datasheet PDF文件第2页浏览型号PI74FCT162244TVE的Datasheet PDF文件第3页浏览型号PI74FCT162244TVE的Datasheet PDF文件第4页浏览型号PI74FCT162244TVE的Datasheet PDF文件第5页浏览型号PI74FCT162244TVE的Datasheet PDF文件第6页浏览型号PI74FCT162244TVE的Datasheet PDF文件第7页浏览型号PI74FCT162244TVE的Datasheet PDF文件第8页浏览型号PI74FCT162244TVE的Datasheet PDF文件第9页  
PI74FCT16244T
PI74FCT162244T
Fast CMOS 16-Bit Buffer/Line Drivers
Features
Common Features
High-speed, low-power devices with high-current drive
V
CC
= 5V ±10%
Hysteresis on all inputs
Device models available upon request
PI74FCT16244T Features
High output drive: I
OH
= –32mA; I
OL
= 64mA
Power off disable outputs permit "live insertion"
Typical V
OLP
(Output Ground Bounce)
< 1.0V at V
CC
= 5V, T
A
= 25°C
PI74FCT162244T Features
Balanced output drivers: ±24mA
Reduced system switching noise
Typical V
OLP
(Output Ground Bounce)
< 0.6V at V
CC
= 5V, T
A
= 25°C
Packaging (Pb-free & Green available):
– 48-pin 240-mil wide plastic TSSOP (A)
– 48-pin 300-mil wide plastic SSOP (V)
– 48-pin 173-mil wide plastic TVSOP (K)
Description
Pericom Semiconductor’s PI74FCT16244T and PI74FCT162244T
are non-inverting 16-bit buffer/line drivers designed for
applications driving high capacitance loads and low impedance
backplanes. These high-speed, low power devices offer bus/
backplane interface capability and a flow-through organization
for ease of board layout. These devices are designed with three-
state controls to operate in a Quad-Nibble, Dual-Byte, or a single
16-bit word mode.
The PI74FCT16244T output buffers are designed with a Power-
Off disable allowing “live insertion” of boards when used as
backplane drivers.
The PI74FCT162244T has ±24mA balanced output drivers. It is
designed with current limiting resistors at its outputs to control
the output edge rate resulting in lower ground bounce and
undershoot. This eliminates the need for external terminating
resistors for most interface applications.
Block Diagram
07-0059
1
PS2031L
02/26/07