欢迎访问ic37.com |
会员登录 免费注册
发布采购

PI7C8150BNDIE 参数 Datasheet PDF下载

PI7C8150BNDIE图片预览
型号: PI7C8150BNDIE
PDF下载: 下载PDF文件 查看货源
内容描述: 异步双端口PCI - TO- PCI桥接器 [ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE]
分类和应用: 总线控制器微控制器和处理器外围集成电路PC时钟
文件页数/大小: 108 页 / 1788 K
品牌: PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
 浏览型号PI7C8150BNDIE的Datasheet PDF文件第1页浏览型号PI7C8150BNDIE的Datasheet PDF文件第2页浏览型号PI7C8150BNDIE的Datasheet PDF文件第4页浏览型号PI7C8150BNDIE的Datasheet PDF文件第5页浏览型号PI7C8150BNDIE的Datasheet PDF文件第6页浏览型号PI7C8150BNDIE的Datasheet PDF文件第7页浏览型号PI7C8150BNDIE的Datasheet PDF文件第8页浏览型号PI7C8150BNDIE的Datasheet PDF文件第9页  
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
REVISION HISTORY
Date
03/26/03
05/14/03
Revision Number
1.00
1.01
Description
First Release of Data Sheet
Correction to description for bit[0] at offset 48h. Changed from Memory Read Flow
Through Disable to Memory Read Flow Through
Enable.
Added reset condition to offset 4Ch, bits [31:28]
Revised descriptions and added ordering information for PI7C8150B-33 (33MHz) device
06/10/03
1.02
Revised temperature support to industrial temperature
Revised temperature support back to extended commercial range (0C to 85C)
06/25/03
1.03
Corrected pin descriptions for S_M66EN, P_M66EN, and S_CLKOUT.
Corrected MS0 and MS1 pin assignments on Table 2.4. MS0 should be B14 and MS1
should be R16.
07/31/03
1.031
Added PBGA pin assignments to signal descriptions in Section 2.2.
Revised power consumption specifications in section 17.6
Revised TDELAY specifications in sections 17.4 and 17.5
Modified spacing on a few chapters. No changes to content.
Corrected VDD and VSS pin assignments on Table 2.2.7. Removed pins 106 and 155
(R16 and B14) as these should be MS1 and MS0 respectively.
Added Industrial temp and Pb-free parts in the Ordering Information
Added Ambient Temperature spec for PI7C8150BI
Added industrial temp and Pb-free descriptions to the features section in the introduction
Revised register description bits[31:24] offset 18h - Secondary Latency Timer Register
(section 14.1.13)
Revised register description for bits[3:2] offset 48h – Extended Chip Control Register
(section 14.1.31)
Corrected configuration register offset 80h (bit[15:0] is secondary bus master timeout
counter and bit[31:16] is primary bus master timeout counter)
Revised and added further descriptions for bit[15:0] offset 80h and bit[31:16] offset 80h
Corrected Note 4 to show REQ_L has a setup time of 12ns and GNT_L has a setup time
of 10ns (section 17.3)
Removed ‘Advance Information’ title from headers
Removed email (solutions@pericom.com) link
Revised PCI Local Bus specification compliance to 2.3
10/20/03
02/13/04
05/20/04
07/06/04
1.04
1.05
1.06
1.061
08/12/04
1.07
09/23/04
2.00
01/10/05
2.01
04/05/06
2.02
Page 3 of 108
APRIL 2006 – Revision 2.02
06-0044