21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI90LV048A/PI90LVT048A
3V LVDS Quad Flow-Through
Differential Line Receivers
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
500 Mbps (250 MHz) switching rates
Flow-through pinout simplifies PCB layout
150ps channel-to-channel skew (typical)
100ps differential skew (typical)
2.7ns maximum propagation delay
3.3V power supply design
High impedance LVDS inputs on power down
Low Power design (40mW, 3.3V static)
Wide common-mode input voltage range: 0.2V to 2.7V
Accepts small swing (350mV typical) differential signal levels
Supports open, short and terminated input fail-safe
Low-power state when in fail-safe
Conforms to ANSI/TIA/EIA-644 Standard
Industrial temperature operating range (–40°C to +85°C)
Packaging (Pb-free & Green available):
- 16-pin SOIC (W)
- 16-pin TSSOP (L)
Description
The PI90LV048A/PI90LVT048A quad flow-through differential line
receivers are designed for applications requiring ultra low-power
dissipation and high data rates. The device is designed to support
data rates in excess of 500 Mbps (250 MHz) using Low Voltage
Differential Signaling (LVDS) technology.
The devices accept low-voltage (350 mV typical) differential input
signals and translates them to 3V CMOS output levels. The receiver
supports a 3-state function, which may be used to multiplex outputs,
and also supports open, shorted and terminated (100-ohms) input fail-
safe. The receiver output will be HIGH for all fail-safe conditions.
PI90LVT048A features integrated parallel termination resistors
(nominally 110-ohms) that eliminate the requirement for four dis-
crete termination resistors and reduce stud length. PI90LV048A
inputs are high impedance and require an external termination
resistor when used in a point-to-point connection. The devices
have a flow-through pinout for easy PCB layout.
The EN and EN inputs are ANDed together and control the 3-state
outputs. The enables are common to all four receivers. The
PI90LV048A and companion LVDS line driver (eg. PI90LV047A)
provide a new alternative to high-power PECL/ECL devices for
high-speed point-to-point interface applications.
Block Diagram
4 Places
PI90LVT048A
Only
R
IN1+
100Ω
R1
R
OUT1
R
IN1–
R
IN2+
R2
R
IN2–
Pin Configuration
R
OUT2
R
IN1–
R
IN3+
R3
R
IN3–
R
IN4+
R4
R
IN4–
R
OUT3
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
EN
R
OUT1
R
OUT2
V
CC
GND
R
OUT3
R
OUT4
EN
R
IN1+
R
IN2+
R
IN2–
R
OUT4
R
IN3–
R
IN3+
R
IN4+
EN
EN
R
IN4–
Truth Table
Enable s
EN
H
EN
L or Open
Inputs
R
IN+
– R
IN–
V
ID
≥
0.1V
V
ID
≤
–0.1V
Full fail- safe OPEN/SHORT or terminated
All other combinations of ENABLE inputs
1
Outputs
R
OUT
H
L
H
Z
PS8608A
10/04/04
X
PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
