21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI90LVB179/PI90LVB180/
PI90LVB050/PI90LVB051
3.3V Boost LVDS High-Speed Differential Line Drivers and Receivers
Product Features
• Signaling Rates >660 Mbps (330 MHz)
• Single 3.3V Power Supply Design
• Driver:
— ±350mV Differential Swing into a 50 ohm load
— Propogation Delay of 1.5ns Typ.
— Low Voltage TTL (LVTTL) Inputs are 5V Tolerant
— Driver is High Impedance when Disabled or V
CC
< 1.5V
• Receiver:
— Accepts ±50mV (min.) Differential Swing with up to 2.0V
ground potential difference
— Propagation Delay of 3.3ns Typ.
— Low Voltage TTL (LVTTL) Outputs
— Open, Short, and Terminated Fail Safe
• Industrial Temperature Operating Range: –40°C to 85°C
• Package Options: SOIC, TSSOP, MSOP
• Bus-Terminal ESD > 12kV
Product Description
The PI90LVB179, PI90LVB180, PI90LVB050, and PI90LVB051 are
differential line drivers and receivers (transceivers) that are similar
to the IEEE 1596.3 SCI and ANSI/TIA/EIA-644 LVDS standards (the
difference is that the driver output current is doubled). This modi-
fication enables true half-duplex operation with more than one LVDS
driver or with two line transmission resistors over a 50 ohm differen-
tial transmission line. These devices use low-voltage differential
signaling (LVDS) to achieve data rates in excess of 660 Mbps while
being less susceptible to noise than single-ended transmission.
The drivers translate a low-voltage TTL/CMOS input into a low-
voltage (350mV typical) differential output signal into a 50-ohm load.
The receivers translate a differential 350mV input signal to a 3V CMOS
output level. Driver section can be independently set to a power-down
and high-impedance output mode with the D
EN
pin (active HIGH).
Receiver section is controlled by the R
EN*
pin (active LOW).
Applications
Applications include point-to-point and multidrop baseband data
transmission over a controlled impedance media of approximately 50
ohms. These include intra-system connections via printed circuit
board traces or cables, hubs and routers for data communi- cations;
PBXs, switches, repeaters and base stations for telecommunications
and other applications such as digital cameras, printers and copiers.
PI90LVB179
PI90LVB050
DIN1
DOUT1+
DOUT1-
DOUT2+
DOUT2-
RIN1+
RIN1-
RIN2+
RIN2-
RIN1
RIN1+
ROUT1
REN*
ROUT2
RIN2+
RIN2
GND
VCC
DIN1
DOUT1+
DOUT1
DEN
DOUT2
DOUT2+
DIN2
VCC
ROUT
DIN
GND
1
2
3
4
8
8-Pin
U, W
7
6
5
RIN+
RIN
DOUT
DOUT+
DIN
DOUT+
DOUT-
RIN+
RIN-
ROUT
1
2
3
4
5
6
7
8
16
15
14
16-Pin
13
L, W
12
11
10
9
DEN
DIN2
ROUT1
REN*
ROUT2
PI90LVB180
PI90LVB051
DIN1
DOUT1+
DOUT1-
RIN1+
RIN1-
DOUT2+
DOUT2-
RIN2+
RIN2-
NC
ROUT
REN*
DEN
DIN
GND
GND
1
2
3
4
5
6
7
14
13
14-Pin
12
11
L, W
10
9
8
VCC
VCC
RIN+
RIN
DOUT
DOUT+
NC
DIN
DEN
REN*
ROUT
DOUT+
DOUT-
RIN+
RIN-
RIN1
RIN1+
ROUT1
DEN1
ROUT2
RIN2+
RIN2
GND
1
2
3
4
5
6
7
8
16
15
14
16-Pin
13
L, W
12
11
10
9
VCC
DIN1
DOUT1+
DOUT1
DEN2
DOUT2
DOUT2+
DIN2
DEN1
ROUT1
DIN2
DEN2
ROUT2
1
PS8540
05/01/01
PERICOM [ PERICOM SEMICONDUCTOR CORPORATION ]
