欢迎访问ic37.com |
会员登录 免费注册
发布采购

P520-09OC 参数 Datasheet PDF下载

P520-09OC图片预览
型号: P520-09OC
PDF下载: 下载PDF文件 查看货源
内容描述: 低相位噪声压控与乘数(用于100-200MHz基金XTAL) [Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)]
分类和应用: 石英晶振压控振荡器
文件页数/大小: 8 页 / 240 K
品牌: PLL [ PHASELINK CORPORATION ]
 浏览型号P520-09OC的Datasheet PDF文件第2页浏览型号P520-09OC的Datasheet PDF文件第3页浏览型号P520-09OC的Datasheet PDF文件第4页浏览型号P520-09OC的Datasheet PDF文件第5页浏览型号P520-09OC的Datasheet PDF文件第6页浏览型号P520-09OC的Datasheet PDF文件第7页浏览型号P520-09OC的Datasheet PDF文件第8页  
PLL520-05/-06/-07/-08/-09
Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal)
FEATURES
100MHz to 200MHz Fundamental Mode Crystal.
Output range: 100 – 200MHz (no multiplication),
200 – 400MHz (2x multiplier), 400 – 800MHz (4x
multiplier), or 800MHz – 1GHz (PLL520-09
TSSOP only, 8x multiplier).
High yield design supports up to 2pF stray
capacitance at 200MHz.
CMOS (Standard drive PLL520-07 or Selectable
Drive PLL520-06), PECL (Enable low PLL520-08
or Enable high PLL520-05) or LVDS output
(PLL520-09).
Integrated variable capacitors.
Supports 3.3V-Power Supply.
Available in 16-Pin (TSSOP or 3x3mm QFN)
Note: PLL520-06 only available in 3x3mm.
Note: PLL520-07 only available in TSSOP.
PIN CONFIGURATION
(Top View)
VDD
XIN
XOUT
SEL3^
SEL2^
OE
VCON
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GND
CLKC
VDD
CLKT
GND
GND
PLL 520-0x
GND/DRIVSEL*
SEL0^
10
GND
GND
BLOCK DIAGRAM
SEL
OE
VCON
Oscillator
Amplifier
w/
XIN
integrated
varicaps
XOUT
PLL
(Phase
Locked
Loop)
^: Internal pull-up
*: PLL520-06 pin 12 is output drive select (DRIVSEL)
(0 for High Drive CMOS, 1 for Standard Drive CMOS)
OUTPUT ENABLE LOGICAL LEVELS
Part #
PLL520-08
PLL520-05
PLL520-06
PLL520-07
PLL520-09
OE
State
Q
Q
0 (Default)
1
0
1 (Default)
VCON
Output enabled
Tri-state
Tri-state
Output enabled
PLL by-pass
OE input: Logical states defined by PECL levels for PLL520-08
Logical states defined by CMOS levels for PLL520-05/-06/-
07/-09
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 09/20/04 Page 1
GND
The PLL520-05/-06/-07/-08/-09 is a family of VCXO
ICs specifically designed to pull high frequency
fundamental crystals. Their design was optimized to
tolerate higher limits of interelectrode capacitance
and bonding capacitance to improve yield. They
achieve very low current into the crystal resulting in
better overall stability. Their internal varicaps allow
an on chip frequency pulling, controlled by the
VCON input.
XIN
XOUT
SEL2^
OE
12
13
14
15
16
1
VDD
DESCRIPTION
11
SEL1^
9
8
7
6
5
GND
CLKC
VDD
CLKT
P520-0x
2
3
4