PLL620-05/-06/-07/-08/-09
Low Phase Noise XO with multipliers (for 100-200MHz Fund or 3rdOT Xtal)
Universal Low Phase Noise IC’s
PIN DESCRIPTIONS
3x3mm QFN*
Pin number
TSSOP*
Pin number
Name
Type
Description
VDD
XIN
1, 12
6,11
13
P
I
+3.3V power supply.
2
Crystal input. See Crystal Specification on page 3.
Crystal output. See Crystal Specification on page 3.
Output enable.
XOUT
OE
3
14
I
6
16
I
GND
7,8,9, 10, 14
1,2,3,4,8
P
Ground (except pin 12 on PLL620-06: DRIVSEL see below).
PLL620-06 only: Drive Select Input. This pin has an internal
pull-up that will default DRIVSEL to ‘1’ when not connect to
GND. CMOS output of PLL620-06 will be high drive CMOS
when DRIVSEL is set to ‘0’, and will be standard CMOS
otherwise. The pin remains ‘Do Not Connect (DNC)’ for
PLL620-05/07/08/09.
DRIVSEL**
-
12
I
True output PECL (PLL620-08) or LVDS (PLL620-09)
(N/C for PLL620-07)
Complementary output PECL (PLL620-08) or LVDS (PLL620-
09)
CLKT
CLKC
11
13
5
7
O
O
(CMOS out for PLL620-07).
SEL0
SEL1
SEL2
SEL3
16
15
5
10
I
I
I
I
9
15
Multiplier selector pins. These pins have an internal pull-up
that will default SEL to ‘1’ when not connected to GND.
4
Not available
* Note: PLL620-06 only available in 3x3mm QFN, PLL620-07 only available in TSSOP.
** Note: DRIVSEL on pin 12 on PLL620-06 only. The pin remains ‘Do Not Connect (DNC)’ for PLL620-05/07/08/09.
FREQUENCY SELECTION TABLE
SEL3
SEL2
SEL1
SEL0
Selected Multiplier
Fin x 8(PLL620-09 only)
0
1
1
1
0
0
1
1
1
1
1
1
1
1
0
1
Fin x 4
Fin x 2
No multiplication
Note: SEL3 is not available (always “1”) in 3x3mm package
All pins have internal pull-ups (default value is 1). Connect to GND to set to 0.
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 11/01/05 Page 2
PLL [ PHASELINK CORPORATION ]
