欢迎访问ic37.com |
会员登录 免费注册
发布采购

PL680-38QC-R 参数 Datasheet PDF下载

PL680-38QC-R图片预览
型号: PL680-38QC-R
PDF下载: 下载PDF文件 查看货源
内容描述: 38-640MHz低相位噪声XO [38-640MHz Low Phase Noise XO]
分类和应用: 石英晶振
文件页数/大小: 10 页 / 300 K
品牌: PLL [ PHASELINK CORPORATION ]
 浏览型号PL680-38QC-R的Datasheet PDF文件第2页浏览型号PL680-38QC-R的Datasheet PDF文件第3页浏览型号PL680-38QC-R的Datasheet PDF文件第4页浏览型号PL680-38QC-R的Datasheet PDF文件第5页浏览型号PL680-38QC-R的Datasheet PDF文件第6页浏览型号PL680-38QC-R的Datasheet PDF文件第7页浏览型号PL680-38QC-R的Datasheet PDF文件第8页浏览型号PL680-38QC-R的Datasheet PDF文件第9页  
(Preliminary)
PL680-37/38/39
38-640MHz Low Phase Noise XO
FEATURES
Less than 0.4ps RMS (12KHz-20MHz) phase
jitter for
all frequencies
.
Less than 25ps peak to peak jitter for all
frequencies.
Low phase noise output (@ 1MHz frequency
offset
-144dBc/Hz for 106.25MHz
-144dBc/Hz for 156.25MHz
-144dBc/Hz for 212.5MHz
-140dBc/Hz for 312.5MHz,
-131dBC/Hz for 622.08MHz
19MHz-40MHz crystal input.
38MHz-640MHz output.
Available in PECL, LVDS, or CMOS outputs.
Output Enable selector.
2.5V & 3.3V operation.
Available in 3x3 QFN or 16-pin TSSOP
packages.
PACKAGE PIN ASSIGNMENT
VDDANA
XIN
XOUT
SEL2^
OE_CTRL
DNC
GNDANA
LP
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SEL0^
SEL1^
GNDBUF
QBAR
VDDBUF
Q
GNDBUF
LM
PL680-3X
16-pin TSSOP
VDDANA
SEL0^
10
XOUT
SEL2^
OE_CTRL
DNC
12
13
14
15
16
1
11
SEL1^
9
XIN
8
7
6
GNDBUF
QBAR
VDDBUF
Q
DESCRIPTION
The PL680-3X is a monolithic low jitter and low
phase noise high performance clock, capable of
maintaining 0.4ps RMS phase jitter and CMOS,
LVDS or PECL outputs, covering a wide frequency
output range up to 640MHz. It allows high
performance and high frequency output, using a low
cost fundamental crystal of between 19-40MHz..
The frequency selector pads of PL680-3X enable
output frequencies of (2, 4, 8, or 16) * F
XIN
. The
PL680-3X is designed to address the demanding
requirements of high performance applications such
Fiber Channel, serial ATA, Ethernet, SAN, etc.
PL680-3X
2
3
4
5
GNDANA
3x3 QFN
Note1: QBAR is used for single ended CMOS output
.
Note2: ^ Denotes internal pull up resistor.
BLOCK DIAGRAM
VCO
Divider
Charge
Pump
+
Loop
Filter
Output
Divider
(1,2,4,8)
GNDBUF
LP
LM
XIN
XOUT
XTAL
OSC
Phase
Detector
VCO
(F
XiN
x16)
QBAR
Q
Performance Tuner
OE
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991
www.phaselink.com
Rev 11/28/05 Page 1