欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM39LV010-70JC 参数 Datasheet PDF下载

PM39LV010-70JC图片预览
型号: PM39LV010-70JC
PDF下载: 下载PDF文件 查看货源
内容描述: 512千位/为1Mbit /兆比特/ 4Mbit的3.0伏只CMOS闪存 [512 Kbit / 1Mbit / 2Mbit / 4Mbit 3.0 Volt-only CMOS Flash Memory]
分类和应用: 闪存内存集成电路
文件页数/大小: 20 页 / 87 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM39LV010-70JC的Datasheet PDF文件第2页浏览型号PM39LV010-70JC的Datasheet PDF文件第3页浏览型号PM39LV010-70JC的Datasheet PDF文件第4页浏览型号PM39LV010-70JC的Datasheet PDF文件第5页浏览型号PM39LV010-70JC的Datasheet PDF文件第6页浏览型号PM39LV010-70JC的Datasheet PDF文件第7页浏览型号PM39LV010-70JC的Datasheet PDF文件第8页浏览型号PM39LV010-70JC的Datasheet PDF文件第9页  
PMC
FEATURES
Pm39LV512 / Pm39LV010 / Pm39LV020 / Pm39LV040
512 Kbit / 1Mbit / 2Mbit / 4Mbit 3.0 Volt-only CMOS Flash Memory
Single Power Supply Operation
- Low voltage range: 2.7 V - 3.6 V
• Memory Organization
- Pm39LV512: 64K x 8 (512 Kbit)
- Pm39LV010: 128K x 8 (1 Mbit)
- Pm39LV020: 256K x 8 (2 Mbit)
- Pm39LV040: 512K x 8 (4 Mbit)
• High Performance Read
- 55/70 ns access time
• Cost Effective Sector/Block Architecture
- Uniform 4 Kbyte sectors
- Uniform 64 Kbyte blocks (sector group - except
Pm39LV512)
• Data# Polling and Toggle Bit Features
• Hardware Data Protection
• Automatic Erase and Byte Program
- Build-in automatic program verification
-
Typical 16 µs/byte programming time
- Typical 55 ms sector/block/chip erase time
• Low Power Consumption
- Typical 4 mA active read current
- Typical 8 mA program/erase current
- Typical 0.1 µA CMOS standby current
• High Product Endurance
- Guarantee 100,000 program/erase cycles per
single sector (preliminary)
- Minimum 20 years data retention
• Industrial Standard Pin-out and Packaging
- 32-pin (8 mm x 14 mm) VSOP
- 32-pin PLCC
- Optional lead-free (Pb-free) package
GENERAL DESCRIPTION
The Pm39LV512/010/020/040 are 512 Kbit/1 Mbit/2 Mbit/4 Mbit 3.0 Volt-only Flash Memories. These devices are
designed to use a single low voltage, range from 2.7 Volt to 3.6 Volt, power supply to perform read, erase and
program operations. The 12.0 Volt V
PP
power supply for program and erase operations are not required. The devices
can be programmed in standard EPROM programmers as well.
The memory array of Pm39LV512 is divided into uniform 4 Kbyte sectors for data or code storage. The memory
arrays of Pm39LV010/020/040 are divided into uniform 4 Kbyte sectors or uniform 64 Kbyte blocks (sector group -
consists of sixteen adjacent sectors). The sector or block erase feature allows users to flexibly erase a memory
area as small as 4 Kbyte or as large as 64 Kbyte by one single erase operation without affecting the data in others.
The chip erase feature allows the whole memory array to be erased in one single erase operation. The devices can
be programmed on a byte-by-byte basis after performing the erase operation.
The devices have a standard microprocessor interface as well as a JEDEC standard pin-out/command set. The
program operation is executed by issuing the program command code into command register. The internal control
logic automatically handles the programming voltage ramp-up and timing. The erase operation is executed by
issuing the chip erase, block, or sector erase command code into command register. The internal control logic
automatically handles the erase voltage ramp-up and timing. The preprogramming on the array which has not been
programmed is not required before an erase operation. The devices offer Data# Polling and Toggle Bit functions, the
progress or completion of program and erase operations can be detected by reading the Data# Polling on I/O7 or
the Toggle Bit on I/O6.
The Pm39LV512/010/020/040 are manufactured on PMC’s advanced nonvolatile CMOS technology, P-FLASH™.
The devices are offered in 32-pin VSOP and PLCC packages with access time of 55 and 70 ns.
Programmable Microelectronics Corp.
1
Issue Date: December, 2003 Rev:1.2