欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM39LV512 参数 Datasheet PDF下载

PM39LV512图片预览
型号: PM39LV512
PDF下载: 下载PDF文件 查看货源
内容描述: 512千位/为1Mbit /兆比特/ 4Mbit的3.0伏只CMOS闪存 [512 Kbit / 1Mbit / 2Mbit / 4Mbit 3.0 Volt-only CMOS Flash Memory]
分类和应用: 闪存
文件页数/大小: 20 页 / 87 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM39LV512的Datasheet PDF文件第1页浏览型号PM39LV512的Datasheet PDF文件第2页浏览型号PM39LV512的Datasheet PDF文件第3页浏览型号PM39LV512的Datasheet PDF文件第4页浏览型号PM39LV512的Datasheet PDF文件第6页浏览型号PM39LV512的Datasheet PDF文件第7页浏览型号PM39LV512的Datasheet PDF文件第8页浏览型号PM39LV512的Datasheet PDF文件第9页  
PMC
BLOCK DIAGRAM
Pm39LV512 / Pm39LV010 / Pm39LV020 / Pm39LV040
ERASE/PROGRAM
VOLTAGE
GENERATOR
I/O0-I/O7
I/O BUFFERS
HIGH VOLTAGE
SWITCH
WE#
CE#
OE#
COMMAND
REGISTER
CE,OE LOGIC
DATA
LATCH
SENSE
AMP
ADDRESS
LATCH
Y-DECODER
X-DECODER
Y-GATING
MEMORY
ARRAY
A0-A
M S
DEVICE OPERATION
READ OPERATION
The access of Pm39LV512/010/020/040 are similar to
EPROM. To read data, three control functions must be
satisfied:
• CE# is the chip enable and should be pulled low
( V
IL
).
• OE# is the output enable and should be pulled
low ( V
IL
).
• WE# is the write enable and should remains high
( V
IH
)
.
PRODUCT IDENTIFICATION
The product identification mode can be used to identify
the manufacturer and the device through hardware or
software read ID operation. See Table 1 for PMC Manu-
facturer ID and Device ID. The hardware ID mode is acti-
vated by applying a 12.0 Volt on A9 pin, typically used
by an external programmer for selecting the right pro-
gramming algorithm for the devices. Refer to Table 2 for
Bus Operation Modes. The software ID mode is acti-
vated by a three-bus-cycle command. See Table 3 for
Software Command Definition.
Programmable Microelectronics Corp.
BYTE PROGRAMMING
The programming is a four-bus-cycle operation and the
data is programmed into the devices (to a logical “0”) on
a byte-by-byte basis. See Table 3 for Software Com-
mand Definition. A program operation is activated by writ-
ing the three-byte command sequence followed by pro-
gram address and one byte of program data into the
devices. The addresses are latched on the falling edge
of WE# or CE# whichever occurs later, and the data are
latched on the rising edge of WE# or CE# whichever
occurs first. The internal control logic automatically
handles the internal programming voltages and timing.
A data “0” can not be programmed back to a “1”. Only
erase operation can convert the “0”s to “1”s. The Data#
Polling on I/O7 or Toggle Bit on I/O6 can be used to
detect the progress or completion of a program cycle.
5
Issue Date: December, 2003 Rev: 1.2