欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5358 参数 Datasheet PDF下载

PM5358图片预览
型号: PM5358
PDF下载: 下载PDF文件 查看货源
内容描述: 四通道OC- 12c的ATM和POS物理层设备 [Quad Channel OC-12c ATM and POS Physical Layer Device]
分类和应用: 异步传输模式ATM
文件页数/大小: 2 页 / 40 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5358的Datasheet PDF文件第2页  
Advance
PM5358
S/UNI®-4x622
Quad Channel OC-12c ATM and POS Physical Layer Device
FEATURES
• Single chip quad ATM and POS User-
Network Interface operating at
622 Mbit/s.
• Implements the ATM Forum User
Network Interface Specification and
the ATM physical layer for Broadband
ISDN according to CCITT
Recommendation I.432.
• Implements the Point-to-Point Protocol
(PPP) over SONET/SDH specification
according to RFC 2615(1619)/1662 of
the PPP Working Group of the Internet
Engineering Task Force (IETF).
• Processes four bit-serial 622 Mbit/s
STS-12c (STM-4-4c) data streams
with on-chip clock and data recovery
and clock synthesis.
• Complies with Bellcore GR-253-CORE
jitter tolerance, jitter transfer and
intrinsic jitter criteria.
• Each channel provides termination for
SONET Section, Line and Path
overhead or SDH Regenerator
Section, Multiplexer Section and High
Order Path overhead.
Provides UTOPIA Level 3 32-bit wide
System Interface (clocked up to
104 MHz) with parity support for ATM
applications.
Provides SATURN POS-PHY
Level 3™ 32-bit System Interface
(clocked up to 104 MHz) for Packet
over SONET (POS), or ATM
applications.
Supports line loopback from the line
side receive stream to the transmit
stream and diagnostic loopback from
the line side transmit stream to the line
side receive stream interface.
Provides support for automatic
protection switching including a bi-
directional 4-bit PECL 622 MHz port
for external APS with mate device.
Built-in APS cross-connect for internal
and external 1+1 and 1:n protection
switching.
Provides a standard five signal IEEE
1149.1 JTAG test port for boundary
scan board test purposes.
Provides a generic 16-bit
microprocessor bus interface for
configuration, control, and status
monitoring.
Low power 2.5 V CMOS core logic with
3.3 V CMOS/TTL compatible digital
inputs and digital outputs. PECL inputs
and outputs are 3.3 V compatible.
Industrial temperature range (-40° C to
+85° C).
520 pin SBGA package.
Pin and software compatible with
PM5382 S/UNI-16x155.
APPLICATIONS
• ATM and Multiservice Switches,
Routers, and Switch/Routers.
• SONET/SDH Add/Drop Multiplexers
with data processing capabilities
• Uplink Cards.
• SONET/SDH ATM/POS Test
Equipment.
BLOCK DIAGRAM
TDCLK[3:0]
TACLK[3:0]
TDCC[3:0]
TACC[3:0]
TFPO
TCLK
TFPI
Section/
Line DCC
Insertion
Tx
Section O/H
Processor
Tx
Line O/H
Processor
Tx
Path O/H
Processor
TFCLK
Tx
POS Frame
Processor
TENB
TADR[3:0]
TSX
Serial Line Interface
TXD[3:0]+/-
RXD[3:0]+/-
SD[3:0]
REFCLK+/-
C1[3:0], C0[3:0]
TDREF1, TDREF0
ATP[1:0]
QAVD[2:0]
QAVS[2:0]
AVD[45:0]
AVS[45:0]
SPECLV
SDTTL
Path Crossbar/
APS Crossconnect
Tx
ATM Cell
Processor
Path
Trace Buffer
Rx
ATM Cell
Processor
UTOPIA Level 3/POS-PHY Level 3
System Interface
TCA/TPA
STPA
TSOC/TSOP
TPRTY
TDAT[31:0]
TMOD[1:0]
TEOP
TERR
RFCLK
RENB
RADR[3:0]
RSX
RCA/RVAL
RSOC/RSOP
RPRTY
RDAT[31:0]
RMOD[1:0]
REOP
RERR
Section
Trace Buffer
WAN
Synch.
Rx
Section O/H
Processor
Rx
Line O/H
Processor
Rx
Path O/H
Processor
Rx
POS Frame
Processor
Section/
Line DCC
Extraction
Sync Status,
BERM
JTAG
External
APS
Interface
Microprocessor
Interface
RFPO
RCLK
APREF0, APREF1
RALRM[3:0]
RACC[3:0]
RDCC[3:0]
TRSTB
RSTB
TDI
TCK
ALE
CSB
RACLK[3:0]
RDCLK[3:0]
APECLV
APSO[3:0]+/-
APSI[3:0]+/-
INTB
A [11:0]
WDB
RDB
TMS
TDO
D [15:0]
PMC-2000331 (A2)
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
© Copyright PMC-Sierra, Inc. 2000
POS_ATMB