PMC-Sierra,Inc.
Preliminary
PM5372
TSE
40 Gbit/s Transport Switching Element
FEATURES
• Implements a Time-Space-Time fabric
with STS-1/AU-3 granularity.
• Provides 64 ingress STS-12 equivalent
ports for a total of 64*12 = 768 STS-1
flows.
• Supports non-blocking permutation
switching of 768 STS-1 flows at STS-1
granularity.
• Provides 64 egress STS-12 equivalent
ports consisting of 768 STS-1 flows.
• Interfaces to STS-48 and STS-192
devices by aggregating 4 and 16 STS-
12 equivalent flows respectively.
• Supports multicast and broadcast of
STS-1 streams.
• Supports STS-12 equivalent flows with
an extended 8B/10B protocol over
777.6 MHz LVDS links.
• Supports multi-plane (inverse
multiplexed) switch architectures in
•
conjunction with the PM5310 TBS
device and PM7390 S/UNI
®
-MACH48.
Recovers clock and data at each
ingress port, synchronizes with an
internal 77.76 MHz clock, and
produces egress streams with a
common 777.6 MHz clock.
Detects and reports inactive or erred
LVDS links via the microprocessor
interface.
Supports two sets of switch settings
and a controlled method of changing
settings on STS-1 frame boundaries.
Supports multiple fabric architectures
that range from 40 Gbit/s (1 TSE) to
160 Gbit/s (4 TSE devices) in a single
stage, and up to 2.5 Tbit/s using multi-
stage fabrics.
Ingress to egress STS-1 switching
latency of approximately 900 ns.
• Supported by an efficient algorithm to
compute control settings for all
permutation loads for all supported
fabric architectures. Algorithms are
also available for multicast/broadcast
allocation.
• 1.8 V CMOS core and 3.3 V
CMOS/LVDS input/output.
• Requires no external RAMs or logic
parts.
• Provides a standard IEEE 1149.1
JTAG port.
• Power Consumption of 13 W
(maximum).
• Packaged in a 520 pin 40mm by 40mm
UltraBGA.
• Supports a 16-bit microprocessor
interface which is used to initialize the
device, to write switch settings into on-
chip control tables, and to monitor
device performance.
•
•
•
•
BLOCK DIAGRAM
SYSCLK
RJOFP
CMP
TJOFP
RSTB
RP[1]
RN[1]
RP[2]
RN[2]
RP[3]
RN[3]
RP[4]
RN[4]
LVDS
Receiver
RXLV #1
LVDS
Receiver
RXLV #2
LVDS
Receiver
RXLV #3
LVDS
Receiver
RXLV #4
Data
Recovery Unit
DRU #1
Data
Recovery Unit
DRU #2
Data
Recovery Unit
DRU #3
Data
Recovery Unit
DRU #4
Rx 8b/10b
Frame Aligner
R8FA#1
Rx 8b/10b
Frame Aligner
R8FA#2
Rx 8b/10b
Frame Aligner
R8FA#3
Rx 8b/10b
Frame Aligner
R8FA#4
Ingress
Time
Switch
Element
ITSE #1
Egress
Time
Switch
Element
ETSE
#1
Tx 8b/10b
Disp. Encoder
T8DE#1
Tx 8b/10b
Disp. Encoder
T8DE#2
Tx 8b/10b
Disp. Encoder
T8DE#3
Tx 8b/10b
Disp. Encoder
T8DE#4
Serializer
PISO #1
Serializer
PISO #2
Serializer
PISO #3
LVDS
Transmitter
TXLV #1
LVDS
Transmitter
TXLV #2
LVDS
Transmitter
TXLV #3
LVDS
Transmitter
TXLV #4
TP[1]
TN[1]
TP[2]
TN[2]
TP[3]
TN[3]
TP[4]
TN[4]
RP[61]
RN[61]
RP[62]
RN[62]
RP[63]
RN[63]
RP[64]
RN[64]
LVDS
Receiver
RXLV #61
LVDS
Receiver
RXLV #62
LVDS
Receiver
RXLV #63
LVDS
Receiver
RXLV #64
Data
Recovery Unit
DRU #61
Data
Recovery Unit
DRU #62
Data
Recovery Unit
DRU #63
Data
Recovery Unit
DRU #64
Rx 8b/10b
Frame Aligner
R8FA#61
Rx 8b/10b
Frame Aligner
R8FA#62
Rx 8b/10b
Frame Aligner
R8FA#63
Rx 8b/10b
Frame Aligner
R8FA#64
Ingress
Time
Switch
Element
ITSE
#16
Cross-
bar
Space
Switch
Element
SSWT
Serializer
PISO #4
•••
•••
Tx 8b/10b
Disp. Encoder
T8DE#61
Egress
Time
Switch
Element
ETSE
#16
Tx 8b/10b
Disp. Encoder
T8DE#62
Tx 8b/10b
Disp. Encoder
T8DE#63
Tx 8b/10b
Disp. Encoder
T8DE#64
Serializer
PISO #61
Serializer
PISO #62
Serializer
PISO #63
LVDS
Transmitter
TXLV #61
LVDS
Transmitter
TXLV #62
LVDS
Transmitter
TXLV #63
LVDS
Transmitter
TXLV #64
TP[61]
TN[61]
TP[62]
TN[62]
TP[63]
TN[63]
TP[64]
TN[64]
Serializer
PISO #64
Microprocessor
Interface
JTAG
CSTR
Clock
Synthesizer
CSU
LVDS Transmit
Reference
TXREF
CSB
ALE
D[15:0]
RDB
A[12:0]
WRB
INTB
TDI
TRSTB
PMC-2000328 (P1)
PROPRIETARY AND CONFIDENTIAL TO PMC
-
SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
TMS
TDO
TCK
© Copyright PMC-Sierra, Inc. 2000
PMC [ PMC-SIERRA, INC ]
