欢迎访问ic37.com |
会员登录 免费注册
发布采购

PO49FCT32803Q 参数 Datasheet PDF下载

PO49FCT32803Q图片预览
型号: PO49FCT32803Q
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V 1 : 7的CMOS时钟缓冲驱动器 [3.3V 1:7 CMOS Clock Buffered Driver]
分类和应用: 驱动器时钟
文件页数/大小: 6 页 / 538 K
品牌: POTATO [ POTATO SEMICONDUCTOR CORPORATION ]
 浏览型号PO49FCT32803Q的Datasheet PDF文件第2页浏览型号PO49FCT32803Q的Datasheet PDF文件第3页浏览型号PO49FCT32803Q的Datasheet PDF文件第4页浏览型号PO49FCT32803Q的Datasheet PDF文件第5页浏览型号PO49FCT32803Q的Datasheet PDF文件第6页  
PO49FCT32803
3.3V 1:7 CMOS Clock Buffered Driver
500MHz TTL/CMOS Potato Chip
11/22/05
FEATURES:
. Operating frequency up to 500MHz with 2pf load
. Operating frequency up to 400MHz with 5pf load
. Operating frequency up to 230MHz with 15pf load
. Operating frequency up to 85MHz with 50pf load
. Very low output pin to pin skew < 250ps
. Very low pulse skew < 200ps
. VCC = 1.65V to 3.6V
. Propagation delay < 2.3ns max with 15pf load
. Low input capacitance: 3pf typical
. 1:7 fanout
. Available in 16pin 150mil wide QSOP package
. Available in 16pin 173mil wide TSSOP package
DESCRIPTION:
Potato Semiconductor’s PO49FCT32803G is
designed for world top performance using
submicron CMOS technology to achieve
500MHz output frequency with less than 250ps
output skew.
PO49FCT32803G is a 3.3V CMOS 1 input to 7
Output Buffered Driver with integrated series
damping resistors on all outputs to match 50 ohm
transmission line impedance. Typical applications
are clock and signal distribution.
Pin Configuration
Logic Block Diagram
Pin Description
Pin Name
INA
O1 to O7
Description
Input
Outputs
1
Copyright
© 2005, Potato Semiconductor Corporation