欢迎访问ic37.com |
会员登录 免费注册
发布采购

PO74G245ASU 参数 Datasheet PDF下载

PO74G245ASU图片预览
型号: PO74G245ASU
PDF下载: 下载PDF文件 查看货源
内容描述: 1.2V - 3.6V , 8位双向收发器与3态输出 [1.2v-3.6v, 8-bit Bidirectional Transceiver with 3 state outputs]
分类和应用:
文件页数/大小: 7 页 / 626 K
品牌: POTATO [ POTATO SEMICONDUCTOR CORPORATION ]
 浏览型号PO74G245ASU的Datasheet PDF文件第2页浏览型号PO74G245ASU的Datasheet PDF文件第3页浏览型号PO74G245ASU的Datasheet PDF文件第4页浏览型号PO74G245ASU的Datasheet PDF文件第5页浏览型号PO74G245ASU的Datasheet PDF文件第6页浏览型号PO74G245ASU的Datasheet PDF文件第7页  
PO74G245B
1.2v-3.6v, 8-bit Bidirectional Transceiver with 3 state outputs
74 Series GHz Logic
FEATURES:
. Patented technology
. Operating frequency up to 1GHz with 2pf load
. Operating frequency up to 730MHz with 5pf load
. Operating frequency up to 320MHz with 15pf load
. Operating frequency up to 75MHz with 50pf load
. VCC Operates from 1.2V to 3.6V
. Propagation delay < 1.65ns max with 15pf load
. Low input capacitance: 5pf typical
. Available in 20pin TSSOP package
04/19/09
DESCRIPTION:
Potato Semiconductor’s PO74G245A is designed for
world top performance using submicron CMOS
technology to achieve 1GHz TTL /CMOS output
frequency with less than 1.65ns propagation delay.
This Octal bus buffer gate is designed for 1.2-V to
3.6-V V
CC
operation.
The
PO74G245A
features independent 8-bit Bidirec-
tional Transceiver with 3 state outputs. Each output is
disabled when the associated output- enable(OE) input
is high.
Pin Configuration
DIR
A1
A2
A3
A4
A5
A6
A7
A8
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
Logic Block Diagram
DIR
V
CC
OE
B1
B2
B3
B4
B5
B6
B7
B8
OE
A0
B0
A1
B1
A2
B2
A3
B3
A4
B4
A5
B5
A6
B6
A7
B7
Pin Description
Pin Name
OE
DIR
A
X
B
X
GND
V
CC
De s cription
3- State Output Enable Inputs (Active LOW)
Direction Control Input
Side A Inputs or 3- State Inputs
Side B Outputs or 3- State Outputs
Ground
Power
Truth Table
Inputs
OE
L
L
H
DIR
L
H
X
Bus B Data to Bus A
Bus A Data to Bus B
Z
Outputs
1
Copyright
© Potato Semiconductor Corporation