欢迎访问ic37.com |
会员登录 免费注册
发布采购

INT200PFI1 参数 Datasheet PDF下载

INT200PFI1图片预览
型号: INT200PFI1
PDF下载: 下载PDF文件 查看货源
内容描述: 低侧驱动器和高侧控制与同步传导锁定 [Low-side Drive and High-side Control with Simultaneous Conduction Lockout]
分类和应用: 驱动器接口集成电路光电二极管
文件页数/大小: 12 页 / 99 K
品牌: POWERINT [ POWER INTEGRATIONS, INC. ]
 浏览型号INT200PFI1的Datasheet PDF文件第1页浏览型号INT200PFI1的Datasheet PDF文件第2页浏览型号INT200PFI1的Datasheet PDF文件第4页浏览型号INT200PFI1的Datasheet PDF文件第5页浏览型号INT200PFI1的Datasheet PDF文件第6页浏览型号INT200PFI1的Datasheet PDF文件第7页浏览型号INT200PFI1的Datasheet PDF文件第8页浏览型号INT200PFI1的Datasheet PDF文件第9页  
INT200
INT200 Functional Description
5 V Regulator
The 5 V linear regulator circuit provides
the supply voltage for the control logic
and high-voltage level shift circuit. This
allows the logic section to be directly
compatible with 5 V CMOS logic
without the need of an external 5 V
supply.
Undervoltage Lockout
The undervoltage lockout circuit disables
the LS OUT pin and both HSD pins
whenever the V
DD
power supply falls
below typically 9.0 V, and maintains
this condition until the V
DD
power supply
rises above typically 9.35 V. This
guarantees that both MOSFETs will
remain off during power-up or fault
conditions.
HSD1/HSD2
The HSD1 and HSD2 outputs are
connected to integrated high-voltage N-
channel MOSFET transistors which
perform the level-shifting function for
communication to the high-side driver.
Controlled current capability allows the
drain voltage to float with the high-side
driver. Two individual channels produce
a true differential communication
channel for accurately controlling the
high-side driver in the presence of fast
moving high-voltage waveforms.
Pulse Circuit
The pulse circuit provides the two high-
voltage level shifters with precise timing
signals. Two pulses are sent over HSD1
to signal the high-side driver to turn on.
One pulse is sent over HSD2 to signal
the high-side driver to turn off. The
combination
of
differential
communication with the precise timing
provides maximum immunity to noise.
Conduction Latch
An RS latch prevents the low-side driver
and high-side driver from being on at the
same time, regardless of the input signals.
.
Delay Circuit
The delay circuit matches the low-side
propagation delay with the combination
of the pulse circuit, high voltage level
shift, and high-side driver propagation
delays. This ensures that the low-side
driver and high-side driver will never be
on at the same time during switching
transitions in either direction.
Driver
The CMOS drive circuit provides drive
power to the gate of the MOSFET used
on the low side of the half bridge circuit.
The driver consists of a CMOS buffer
capable of driving an external transistor
gate at up to 15 V.
HV+
8
7
6
5
R2
C2
D1
1
Q2
PHASE 2
INT201
2
3
4
VDD
8
7
6
5
PHASE 1
C1
INT200
1
2
3
4
Q1
PHASE 3
3-PHASE
BRUSHLESS
DC MOTOR
HS IN
LS IN
HV-
R1
PI-1461-042695
Figure 4. Using the INT200 and INT201 in a 3-phase Configuration.
F
1/96
3