欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM1232LPSN-2F 参数 Datasheet PDF下载

ASM1232LPSN-2F图片预览
型号: ASM1232LPSN-2F
PDF下载: 下载PDF文件 查看货源
内容描述: 5V微处理器电源监控和复位电路 [5V μP Power Supply Monitor and Reset Circuit]
分类和应用: 电源电路电源管理电路微处理器复位电路监控
文件页数/大小: 10 页 / 281 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM1232LPSN-2F的Datasheet PDF文件第2页浏览型号ASM1232LPSN-2F的Datasheet PDF文件第3页浏览型号ASM1232LPSN-2F的Datasheet PDF文件第4页浏览型号ASM1232LPSN-2F的Datasheet PDF文件第5页浏览型号ASM1232LPSN-2F的Datasheet PDF文件第6页浏览型号ASM1232LPSN-2F的Datasheet PDF文件第7页浏览型号ASM1232LPSN-2F的Datasheet PDF文件第8页浏览型号ASM1232LPSN-2F的Datasheet PDF文件第9页  
November 2006
rev 1.6
ASM1232LP/LPS
5V µP Power Supply Monitor and Reset Circuit
Low-cost surface mount packages: 8-pin/16-pin SO, 8-pin
DIP and 8-pin Micro SO packages
Wide operating temperature -40°C to +85°C (N suffixed
devices)
General Description
The ASM1232LP/LPS is a fully integrated microprocessor
supervisor. It can halt and restart a “hung-up” microprocessor,
restart a microprocessor after a power failure. It has a
watchdog timer and external reset override.
A
precision
temperature-compensated
reference
and
Applications
Microprocessor Systems
Computers
Controllers
Portable Equipment
Intelligent Instuments
Automotive Systems
comparator circuits monitor the 5V, V
CC
input voltage status.
During power-up or when the V
CC
power supply falls outside
selectable tolerance limits, both RESET and RESET become
active. When V
CC
rises above the threshold voltage, the reset
signals remain active for an additional 250ms minimum,
allowing the power supply and system microprocessor to
stabilize. The trip point tolerance signal, TOL, selects the trip
level tolerance to be either 5% or 10%.
Each device has both a push-pull, active HIGH reset output and
an open drain active LOW reset output. A debounced manual
reset input, PBRST, activates the reset outputs for a minimum
period of 250ms.
There is a watchdog timer to stop and restart a microprocessor
that is “hung-up”. The watchdog timeouts periods are
selectable: 150ms, 610ms and 1200ms. If the ST input is not
strobed LOW before the time-out period expires, a reset is
generated.
Devices are available in 8-pin DIP, 16-pin SO and compact 8-
pin MicroSO packages.
Typical Operating Circuit
+5V
ASM1232LP/LPS
ST
RESET
GND
TD
TOL
10kΩ
I/O
µP
RESET
Block Diagram
ASM1232LP/LPS
Tolerance Selection
+
Reference
V
CC
40kΩ
Key Features
5V supply monitor
Selectable watchdog period
Debounce manual push-button reset input
V
CC
TOL
RESET
-
RESET
Precision temperature-compensated voltage reference and
comparator.
Power-up, power-down and brown out detection
250ms minimum reset time
Active LOW open drain reset output and active HIGH
push-pull output
Selectable trip point tolerance: 5% or 10%
PBRST
TD
Push Button
Debounce
Voltage Sense
Comparators
Watchdog Transition
Detector
Reset &
Watchdog Timer
ST
GND
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice