欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM3P623S00EG-16-TR 参数 Datasheet PDF下载

ASM3P623S00EG-16-TR图片预览
型号: ASM3P623S00EG-16-TR
PDF下载: 下载PDF文件 查看货源
内容描述: 时序-SAFE ™峰值EMI降低IC [Timing-Safe™ Peak EMI reduction IC]
分类和应用:
文件页数/大小: 18 页 / 633 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第2页浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第3页浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第4页浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第5页浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第6页浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第7页浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第8页浏览型号ASM3P623S00EG-16-TR的Datasheet PDF文件第9页  
May 2007
rev 0.4
ASM3P623S00B/C/J/E/F/K
Timing-Safe™ Peak EMI reduction IC
General Features
Clock distribution with Timing-Safe™ Peak EMI
Reduction
Input frequency range: 20MHz - 50MHz
Zero input - output propagation delay
Low-skew outputs
Output-output skew less than 250pS
Device-device skew less than 700pS
ASM3P623S00B/C/J is the eight-pin version and accepts
one reference input and drives out one low-skew clock.
All parts have on-chip PLLs that lock to an input clock on
the CLKIN pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad, internal to the device.
Multiple ASM3P623S00E/F/K devices can accept the same
input clock and distribute it. In this case, the skew between
the outputs of the two devices is guaranteed to be less than
700pS.
All outputs have less than 200pS of cycle-to-cycle jitter.
The input and output propagation delay is guaranteed to be
less than 250pS, and the output-to-output skew is
guaranteed to be less than 250pS.
Refer
Spread Spectrum Control and Input-Output Skew
Less than 200pS cycle-to-cycle jitter
Available in 16pin, 150mil SOIC, 4.4mm TSSOP
(ASM3P623S00/E/F/K), and in 8pin, 150 mil
SOIC, 4.4mm TSSOP Packages
(ASM3P623S00B/C/J)
3.3V operation
Industrial temperature range
Advanced CMOS technology
The First True Drop-in Solution
Functional Description
ASM3P623S00B/C/J/E/F/K is a versatile, 3.3V zero-delay
buffer designed to distribute high-speed Timing-Safe™
clocks with Peak EMI reduction. ASM3P623S00E/F/K
accepts one reference input and drives out eight low-skew
clocks.
It
is
available
in
a
16pin
V
DD
Table”
for
deviations
and
Input-Output
Skew for
ASM3P623S00B/C/J and the ASM3P623S00E/F/K devices
The ASM3P623S00B/C/J and the ASM3P623S00E/F/K are
available in two different packages, as shown in the
ordering information table.
package.
SSON
The
SS%
Block Diagram
Modulation
XIN/CLKIN
XOUT
Crystal
Oscillator
Reference
Divider
Feedback
Divider
Phase
Detector
Loop
Filter
VCO
PLL
Feedforward
Divider
CLKOUT
GND
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.