欢迎访问ic37.com |
会员登录 免费注册
发布采购

ASM5P23S08AF-3-16-TR 参数 Datasheet PDF下载

ASM5P23S08AF-3-16-TR图片预览
型号: ASM5P23S08AF-3-16-TR
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V “ SpreadTrak ”零延迟缓冲器 [3.3V ‘SpreadTrak’ Zero Delay Buffer]
分类和应用: 时钟驱动器逻辑集成电路光电二极管
文件页数/大小: 17 页 / 385 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第2页浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第3页浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第4页浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第5页浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第6页浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第7页浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第8页浏览型号ASM5P23S08AF-3-16-TR的Datasheet PDF文件第9页  
November 2006
rev 1.5
ASM5P23S08A
3.3V ‘SpreadTrak’ Zero Delay Buffer
General Features
Zero input - output propagation delay, adjustable by
capacitive load on FBK input.
Multiple
configurations
-
Refer
“ASM5P23S08A
Configurations” Table.
Input frequency range: 15MHz to 133MHz
Multiple low-skew outputs.
Output-output skew less than 200pS.
Device-device skew less than 700pS.
Two banks of four outputs, tri-stateable by two select
inputs.
Less than 200pS cycle-to-cycle jitter
(-1, -1H, -2, -3, -4, -5H).
Available in 16 pin SOIC and TSSOP Packages.
3.3V operation.
Advanced 0.35µ CMOS technology.
Industrial temperature available.
‘SpreadTrak’.
The ASM5P23S08A has two banks of four outputs each,
which can be controlled by the select inputs as shown in
the
Select Input Decoding Table.
The select input also
allows the input clock to be directly applied to the outputs
for chip and system testing purposes.
Multiple ASM5P23S08A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
700pS.
The
ASM5P23S08A
(Refer
is
available
in
five
different
configurations
“ASM5P23S08A
Configurations
Table). The ASM5P23S08A-1 is the base part, where the
output frequencies equal the reference if there is no
counter in the feedback path. The ASM5P23S08A-1H is
the high-drive version of the -1 and the rise and fall times
on this device are faster.
The ASM5P23S08A-2 allows the user to obtain 2X and 1X
frequencies on each output bank. The exact configuration
and output frequencies depends on which output drives the
feedback pin. The ASM5P23S08A-3 allows the user to
obtain 4X and 2X frequencies on the outputs.
The ASM5P23S08A-4 enables the user to obtain 2X clocks
on all outputs. Thus, the part is extremely versatile, and
can be used in a variety of applications.
The ASM5P23S08A-5H is a high-drive version with REF/2
on both banks
Functional Description
ASM5P23S08A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It is available in a
16 pin package. The part has an on-chip PLL, which locks
to an input clock, presented on the REF pin. The PLL
feedback is required to be driven to FBK pin, and can be
obtained from one of the outputs. The input-to-output
propagation delay is guaranteed to be less than 350pS,
and the output-to-output skew is guaranteed to be less than
250pS.
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.