欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCS5I9352 参数 Datasheet PDF下载

PCS5I9352图片预览
型号: PCS5I9352
PDF下载: 下载PDF文件 查看货源
内容描述: 2.5V或3.3V , 200MHz的, 11输出零延迟缓冲器 [2.5V or 3.3V, 200MHz, 11 Output Zero Delay Buffer]
分类和应用:
文件页数/大小: 12 页 / 493 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号PCS5I9352的Datasheet PDF文件第2页浏览型号PCS5I9352的Datasheet PDF文件第3页浏览型号PCS5I9352的Datasheet PDF文件第4页浏览型号PCS5I9352的Datasheet PDF文件第5页浏览型号PCS5I9352的Datasheet PDF文件第6页浏览型号PCS5I9352的Datasheet PDF文件第7页浏览型号PCS5I9352的Datasheet PDF文件第8页浏览型号PCS5I9352的Datasheet PDF文件第9页  
September 2006
PCS5I9352
rev 0.3
2.5V or 3.3V, 200MHz, 11 Output Zero Delay Buffer
Features
Output frequency range: 16.67MHz to 200MHz
Input frequency range: 16.67MHz to 200MHz
2.5V or 3.3V operation
Split 2.5V/3.3V outputs
± 2% max Output duty cycle variation
11 Clock outputs: Drive up to 22 clock lines
LVCMOS reference clock input
125-pS max output-output skew
PLL bypass mode
Spread Aware
TM
Output enable/disable
Pin compatible with MPC9352 and MPC952
Industrial temperature range: -40°C to +85°C
32-Pin 1.0mm TQFP & LQFP Packages
The PLL is ensured stable given that the VCO is configured
to run between 200MHz to 500MHz. This allows a wide
range of output frequencies from 16.67MHz to 200MHz.
For normal operation, the external feedback input, FB_IN,
is connected to one of the outputs. The internal VCO is
running at multiples of the input reference clock set by the
feedback divider, see Table 1.
The PCS5I9352 features an LVCMOS reference clock
input and provides 11 outputs partitioned in 3 banks of 5, 4,
and 2 outputs. Bank A divides the VCO output by 4 or 6
while Bank B divides by 4 and 2 and Bank C divides by 2
and 4 per SEL(A:C) settings, see Table 2. These dividers
allow output to input ratios of 3:1, 2:1, 3:2, 1:1, 2:3, 1:2, and
1:3. Each LVCMOS compatible output can drive 50Ω series
or parallel terminated transmission lines. For series
terminated transmission lines, each output can drive one or
two traces giving the device an effective fanout of 1:22.
Functional Description
The PCS5I9352 is a low voltage high performance 200MHz
PLL-based zero delay buffer designed for high speed clock
distribution applications.
When PLL_EN# is HIGH, PLL is bypassed and the
reference clock directly feeds the output dividers. This
mode is fully static and the minimum input clock frequency
specification does not apply.
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.