欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCS5I9773 参数 Datasheet PDF下载

PCS5I9773图片预览
型号: PCS5I9773
PDF下载: 下载PDF文件 查看货源
内容描述: 2.5V或3.3V , 200兆赫, 12路输出零延迟缓冲器 [2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer]
分类和应用:
文件页数/大小: 16 页 / 619 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号PCS5I9773的Datasheet PDF文件第2页浏览型号PCS5I9773的Datasheet PDF文件第3页浏览型号PCS5I9773的Datasheet PDF文件第4页浏览型号PCS5I9773的Datasheet PDF文件第5页浏览型号PCS5I9773的Datasheet PDF文件第6页浏览型号PCS5I9773的Datasheet PDF文件第7页浏览型号PCS5I9773的Datasheet PDF文件第8页浏览型号PCS5I9773的Datasheet PDF文件第9页  
September 2006
rev 0.4
2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
Features
Output frequency range: 8.33MHz to 200MHz
Input frequency range: 6.25MHz to 125MHz
2.5V or 3.3V operation
Split 2.5V / 3.3V outputs
±2%( max ) Output duty cycle variation
12 Clock outputs: drive up to 24 clock lines
One feedback output
Three reference clock inputs: LVPECL or
LVCMOS
300pS ( max ) output-output skew
Phase-locked loop (PLL) bypass mode
‘SpreadTrak’
Output enable/disable
Pin-compatible with CY29773, MPC9773 and
MPC973
Industrial temperature range: -40°C to +85°C
52pin 1.0mm TQFP package
RoHS Compliance
PCS5I9773
The ASM5I9773 features one LVPECL and two LVCMOS
reference clock inputs and provides 12 outputs partitioned
in three banks of four outputs each. Each bank divides the
VCO output per SEL(A:C) settings (see Table 2. Function
Table (Configuration Controls)). These dividers allow
output-to-input ratios of 8:1, 6:1, 5:1, 4:1, 3:1, 8:3, 5:2, 2:1,
5:3, 3:2, 4:3, 5:4, 1:1, and 5:6. Each LVCMOS-compatible
output can drive 50Ω series- or parallel-terminated
transmission lines. For series-terminated transmission
lines, each output can drive one or two traces, giving the
device an effective fanout of 1:24.
The PLL is ensured stable, given that the VCO is
configured to run between 200MHz to 500MHz. This allows
a wide range of output frequencies, from 8MHz to 200MHz.
For normal operation, the external feedback input FB_IN is
connected to the feedback output FB_OUT. The internal
VCO is running at multiples of the input reference clock set
by the feedback divider (see Table 1. Frequency Table).
When PLL_EN is LOW, PLL is bypassed and the reference
clock directly feeds the output dividers. This mode is fully
static and the minimum input clock frequency specification
Functional Description
The
ASM5I9773
is
a
low-voltage
high-performance
does not apply.
200MHz PLL-based zero delay buffer designed for high
speed clock distribution applications.
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.