欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCS5P23Z09BF-16-ST 参数 Datasheet PDF下载

PCS5P23Z09BF-16-ST图片预览
型号: PCS5P23Z09BF-16-ST
PDF下载: 下载PDF文件 查看货源
内容描述: 时序-SAFE ™峰值EMI降低IC [Timing-Safe™ Peak EMI reduction IC]
分类和应用: 时钟驱动器逻辑集成电路光电二极管
文件页数/大小: 14 页 / 659 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第2页浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第3页浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第4页浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第5页浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第6页浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第7页浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第8页浏览型号PCS5P23Z09BF-16-ST的Datasheet PDF文件第9页  
May 2007
rev 0.2
Timing-Safe™ Peak EMI reduction IC
PCS5P23Z05B/09B
General Features
Clock distribution with Timing-Safe™ Peak EMI
Reduction
Input frequency range: 20MHz - 50MHz
Zero input - output propagation delay
Low-skew outputs
Output-output skew less than 250pS
Device-device skew less than 700pS
Less than 200pS cycle-to-cycle jitter
Available in 16pin, 150mil SOIC, 4.4mm TSSOP
(PCS5P23Z09B), and in 8pin, 150 mil SOIC,
4.4mm TSSOP Packages (PCS5P23Z05B)
3.3V Operation
Industrial temperature range
Advanced CMOS technology
The First True Drop-in Solution
eight-pin version and accepts one reference input and
drives out five low-skew clocks.
All parts have on-chip PLLs that lock to an input clock on
the CLKIN pin. The PLL feedback is on-chip and is
obtained from the CLKOUT pad, internal to the device.
Multiple PCS5P23Z05B/09B devices can accept the same
input clock and distribute it. In this case, the skew between
the outputs of the two devices is guaranteed to be less than
700pS.
All outputs have less than 200pS of cycle-to-cycle jitter.
The input and output propagation delay is guaranteed to be
less than
±350pS,
and the output-to-output skew is
guaranteed to be less than 250pS.
Refer
Spread Spectrum Control and Input-Output Skew
Functional Description
PCS5P23Z05B/09B is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed Timing-Safe™ clocks
with Peak EMI Reduction. PCS5P23Z09B accepts one
reference input and drives out nine low-skew clocks. It is
available in a 16pin Package. The PCS5P23Z05B is the
Table”
for
deviations
and
Input-Output
Skew for
PCS5P23Z05B and PCS5P23Z09B devices
The PCS5P23Z05B and PCS5P23Z09B are available in
two different packages, as shown in the ordering
information table.
Block Diagram
CLKIN
PLL
CLKOUT
CLKIN
CLK1
CLK2
CLK3
PLL
MUX
CLKOUT
CLKA1
CLKA2
CLKA3
CLKA4
PCS5P23Z05B
CLK4
S2
S1
Select Input
Decoding
CLKB1
CLKB2
CLKB3
PCS5P23Z09B
CLKB4
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200 Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.