欢迎访问ic37.com |
会员登录 免费注册
发布采购

P93U422-35FMB 参数 Datasheet PDF下载

P93U422-35FMB图片预览
型号: P93U422-35FMB
PDF下载: 下载PDF文件 查看货源
内容描述: HIGH SPEED 256 ×4的静态CMOS RAM [HIGH SPEED 256 x 4 STATIC CMOS RAM]
分类和应用:
文件页数/大小: 10 页 / 217 K
品牌: PYRAMID [ PYRAMID SEMICONDUCTOR CORPORATION ]
 浏览型号P93U422-35FMB的Datasheet PDF文件第2页浏览型号P93U422-35FMB的Datasheet PDF文件第3页浏览型号P93U422-35FMB的Datasheet PDF文件第4页浏览型号P93U422-35FMB的Datasheet PDF文件第5页浏览型号P93U422-35FMB的Datasheet PDF文件第6页浏览型号P93U422-35FMB的Datasheet PDF文件第7页浏览型号P93U422-35FMB的Datasheet PDF文件第8页浏览型号P93U422-35FMB的Datasheet PDF文件第9页  
P93U422
HIGH SPEED 256 x 4
STATIC CMOS RAM
FEATURES
Universal 256 x 4 Static RAM
One part, the P93U422, replaces the following
bipolar and CMOS parts:
– 93422, 93422A
– 93L422, 93L422A
Fast Access Time – 35 ns Commercial and
Military
Available in the following packages:
– PDIP, CERDIP, Side Brazed DIP
– CERPACK
– LCC
– SOIC
CMOS for Low Power
– 440 mW (Commercial)
– 495 mW (Military)
5V Power Supply ±10% for both commercial
and military temperature ranges
Separate I/O
Fully static operation with equal access and
cycle times
Resistant to single event upset and latchup
due to advanced process and design
improvements
DESCRIPTION
The P93U422 is a 1,024-bit high-speed Static RAM with
a 256 x 4 organization. The P93U422 is a universal
device designed to replace the entire 93 and 93L 256 x
4 static RAM families. The memory requires no clocks
or refreshing and has equal access and cycle times.
Inputs and outputs are fully TTL compatible. Operation
is from a single 5 Volt supply. Easy memory expansion
is provided by an active LOW chip select one (CS
1
) and
active HIGH chip select two (CS
2
) as well as 3-state
outputs.
In addition to high performance, the device features latch-
up protection, single event and upset protection. The
P93U422 is offered in several packages: 22-pin 400 mil
DIP (plastic and ceramic), 24-pin 300 mil SOIC, 24-pin
square LCC and 24-pin CERPACK. Devices are offered
in both commercial and military temperature ranges.
FUNCTIONAL BLOCK DIAGRAM
PIN CONFIGURATIONS
SOIC (S4)
CERPACK (F3)
DIP (P3-1, C3-1, D3-1)
LCC (L4)
Document #
SRAM102
REV A
1
Revised October 2005