Internet Data Sheet
HYB18TC256[80/16]0BF
256-Mbit Double-Data-Rate-Two SDRAM
3
Functional Description
This chapter contains the functional description.
%$ꢈ %$ꢅ %$ꢀ $ꢅꢆ $ꢅꢈ $ꢅꢅ $ꢅꢀ $ꢉ
$ꢊ
$ꢇ
70
$ꢂ
$ꢁ
&/
$ꢃ
$ꢆ
%7
$ꢈ
$ꢅ
%/
$ꢀ
:5
Z
'//
ꢀ
ꢀ
ꢀ
ꢀ
3'
Z
UHJꢍꢌDGGU
Z
Z
Z
Z
Z
03%7ꢀꢃꢅꢀ
TABLE 14
Mode Register Definition (BA[2:0] = 000B)
Field
Bits
Type1)
Description
BA2
16
reg. addr.
Bank Address [2]
Note: BA2 not available on 256 Mbit and 512 Mbit components
0B BA2 Bank Address
Bank Address [1]
BA1
BA0
A13
15
14
13
0B
BA1 Bank Address
Bank Address [0]
0B
BA0 Bank Address
Address Bus[13]
Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration
0B
A13 Address bit 13
PD
12
w
w
Active Power-Down Mode Select
0B
1B
PD Fast exit
PD Slow exit
WR
[11:9]
Write Recovery2)
Note: All other bit combinations are illegal.
001B WR 2
010B WR 3
011B WR 4
100B WR 5
101B WR 6
DLL
TM
8
7
w
w
DLL Reset
0B
1B
DLL No
DLL Yes
Test Mode
0B
1B
TM Normal Mode
TM Vendor specific test mode
Rev. 1.3, 2007-05
15
07182006-DD60-22E6
QIMONDA [ QIMONDA AG ]
