Internet Data Sheet
HYS[64/72]T[32/64/128]xx0HU–[3/3S/3.7/5]–A
Unbuffered DDR2 SDRAM Modules
HYS64T32x00HU–[3/3S/3.7/5]–A, HYS[64/72]T64x00HU–[3/3S/3.7/5]–A, HYS[64/72]T128x20HU–[3/3S/3.7/5]–A
Revision History: 2007-01, Rev. 1.41
Page
Subjects (major changes since last revision)
All
Adapted internet edition
42, 43
Table 30 Footnote 4 updated.
Previous Revision: 2007-01, Rev. 1.40
All
Added Products HYS64T[32/64/128]9x0HU–[3S/3.7]–A
Previous Revision: 2006-09, Rev. 1.32
All
Qimonda update
Previous Revision: 2006-03, Rev. 1.31
43, 44, 45, 46
29, 34, 37
48
Editorial changes
Updated AC Timing Parameter table DQS DQ skew value is the max. value
Added 50 ohm data
Previous Revision: 2005-08, Rev. 1.3
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
techdoc@qimonda.com
qag_techdoc_rev400 / 3.2 QAG / 2006-08-07
03292006-EZUJ-JY4S
2
QIMONDA [ QIMONDA AG ]
